
PROJECT 1

Spartan6 - DSP48A1

Name Shams Khaled Ezzat

RTL CODE:

```
module project_DSP#(
   parameter A0REG = 0,//
   parameter A1REG = 1,//
   parameter BOREG = 0,//
   parameter CREG = 1,//
   parameter DREG = 1,//
   parameter MREG = 1,//
    parameter CARRYOUTREG = 1,//
   parameter OPMODEREG = 1,
parameter CARRYINSEL = "OPMODE5",//CARRYIN ...OPMODE[5] ,
   parameter RSTTYPE="SYNC")(
    input [17:0]A,B,D,BCIN,
                                  //input ports
    input [47:0]C,PCIN,//
    input RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,
    input CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE,
                         // control input ports
    input clk,
    input [7:0]OPMODE,
   output reg [17:0]BCOUT, //output ports ....Cascade Ports
   output reg [47:0]PCOUT, //Cascade Ports
   output [47:0]P,
output reg [35:0]M,
    output reg CARRYOUT,
   output reg CARRYOUTF);
```



```
reg cyi_in;
reg [17:0]out_b,in_bl_reg,add_sub,out2;
reg [47:0]in_m_reg,inx3,in_p,outX;

wire [47:0]out_muxCYO,out_regCYO,out_muxp,out_p,out_muxM,out_regM,out_muxC,out_regC;
wire [7:0]out_reg_opmode,OPMODE_m;
wire [17:0]out_muxA1,out_regA1,out_regB1,out_muxB1,out_regD,out_muxD,out_regB,out_muxB,out_regA,out_muxA;

wire out_regCYI,out_muxCYI;

//1
reg_to_mux #(.sel_reg(OPMODEREG),.size(8),.RSTTYPE("SYNC")) OPMODE_REG(OPMODE,CEOPMODE,clk,RSTOPMODE,out_reg_opmode,OPMODE_m);
reg_to_mux #(.sel_reg(OREG)),.size(18),.RSTTYPE("SYNC")) D_REG(O,CED,clk,RSTD,out_regD,out_muxD);
reg_to_mux #(.sel_reg(BOREG),.size(18),.RSTTYPE("SYNC")) BO_REG(out_b,CEB,clk,RSTB,out_regB,out_muxB);
reg_to_mux #(.sel_reg(ABREG),.size(18),.RSTTYPE("SYNC")) BO_REG(O,CED,clk,RSTA,out_regB,out_muxA);
reg_to_mux #(.sel_reg(REG)),.size(18),.RSTTYPE("SYNC")) D_REG(O,CED,clk,RSTC,out_regC,out_muxA);
reg_to_mux #(.sel_reg(REG)),.size(18),.RSTTYPE("SYNC")) BO_REG(O,CED,clk,RSTC,out_regC,out_muxA);
reg_to_mux #(.sel_reg(REG)),.size(18),.RSTTYPE("SYNC")) BO_REG(O,CED,clk,RSTA,out_regA,out_muxA);
reg_to_mux #(.sel_reg(REG)),.size(18),.RSTTYPE("SYNC")) BO_REG(O,CED,clk,RSTA,out_muxA);
reg_to_mux #(.sel_reg(REG)),.size(18),.RSTTYPE("SYNC")) BO_REG(O,CED,clk,RSTA,out_muxA);
reg_to_mux #(.sel_reg(AREG)),.size(18),.RSTTYPE("SYNC")) BO_REG(O,CED,clk,RSTA,Out_muxA),Out_regA1);
reg_to_mux #(.sel_reg(AREG)),.size(18),.RSTTYPE("SYNC")) CYI(cyi_in_reg,CEB,clk,RSTA,Out_muxA),Out_muxCYI,Out_regCYI);
reg_to_mux #(.sel_reg(CARRYINREG),.size(18),.RSTTYPE("SYNC")) CYI(cyi_in_reg,CEB,clk,RSTA,Out_muxA,Out_muxCYI,Out_regCYI);
reg_to_mux #(.sel_reg(CARRYINREG),.size(18),.RSTTYPE("SYNC")) CYI(cyi_in_reg,CEB,clk,RSTCARRYIN,Out_muxCYI,Out_regCYI);
reg_to_mux #(.sel_reg(CARRYINREG),.size(48),.RSTTYPE("SYNC")) CYI(cyi_in_reg,CEB,clk,RSTCARRYIN,Out_muxCYI,Out_regCYI);
reg_to_mux #(.sel_reg(CARRYINREG),.size(48),.RSTTYPE("SYNC")) CYI(cyi_in_reg,CEB,clk,RSTCARRYIN,Out_muxCYI,Out_regCYI);
reg_to_mux #(.sel_reg(PEG),.size(48),.RSTTYPE("SYNC")) PREG(in_p_reg,CEB,clk,RSTCARRYIN,Out_muxCY
```

PROJECT 1 Spartan6 - DSP48A1



```
always @(*) out_b = (B_INPUT=="DIRECT")?B:(B_INPUT=="CASCADE")?BCIN:0;
53 ▼ always @(*) begin
                 if(OPMODE_m[6])
                      add_sub = out_muxD - out_muxB;
                      add_sub = out_muxD + out_muxB;
     always @(*) in_b1_reg =(OPMODE_m[4])?add_sub:out_muxB;
     always @(*) BCOUT=out_muxB1;
     always @(*) in_m_reg = out_regA1 * out_regB1;
     always @(*) M = out_muxM;//36 bit
65 ▼ always @(*) begin
                 if(CARRYINSEL =="OPMODE5")
                          cyi_in = OPMODE_m[5];
                  else if(CARRYINSEL =="CARRYIN")
                          cyi_in =CARRYIN;
                 else cyi_in = 0;
74 ▼ always @(*) begin
                 case (OPMODE_m[1:0])
                     0: \text{ outX} = 0;
                     1: outX = out muxM;
                      2: outX = PCOUT;
                      3: outX = inx3;//con
                 endcase
     end
     //.....Z PIPELINING.....//
     always @(*) begin
84 ▼
                 case (OPMODE_m[3:2])
                     0: outZ = 0;
1: outZ = PCIN;
                      2: outZ = PCOUT;//pcout
                      3: outZ = out_muxC;//out_reg_c
                 endcase
91 ▼ always @(*) begin
                  if(OPMODE_m[7])
                           in_p = outZ-(outX+out_muxCYI);
                      else in_p = outZ+(outX+out_muxCYI);
     end
```

```
99 always @(*) inx3= {D[11:0],A[17:0],B[17:0]};///48 bit
100
101 always @(*) CARRYOUT = out_muxCYO;
102 always @(*) CARRYOUTF = out_muxCYO;
103 always @(*) PCOUT = P;
104
105
106
107
108 endmodule
```

PROJECT 1 Spartan6 - DSP48A1



INSTANTIATED MODULE:

```
module reg_to_mux#(parameter sel_reg = 1,parameter size = 18,parameter RSTTYPE = "SYNC")(
    input [size-1:0]in,
    input clk_en,clk,rst,
    output reg [size-1:0]out_reg,
output reg [size-1:0]out_mux
generate
   if (RSTTYPE=="SYNC")begin
        always @(posedge clk ) begin
             if(rst) begin
                 out_reg <= 0;
             end else if(clk_en) begin
                 out_reg <=in ;
    else if (RSTTYPE=="ASYNC") begin
        always @(posedge clk or posedge rst) begin
                 out_reg <= 0;
            end else if(clk_en) begin
                 out_reg <=in ;
always @(*) out_mux=(sel_reg)?out_reg:in;
endmodule
```

DO FILE

```
vlib work
vlog project_DSP.v reg_to_mux.v project_DSP_tb.v
vsim -voptargs=+acc work.project_DSP_tb
add wave *
run -all
f #quit -sim
```

PROJECT 1 Spartan6 - DSP48A1




TEST BENCH:

```
module project DSP tb#(
    parameter AOREG = 0,//
    parameter A1REG = 1,//
   parameter BOREG = 0,//
   parameter B1REG = 1,
    parameter CREG = 1,//
   parameter DREG = 1,//
   parameter MREG = 1,//
   parameter PREG = 1,//
   parameter CARRYINREG = 1,//
   parameter CARRYOUTREG = 1,//
   parameter OPMODEREG = 1,//
parameter CARRYINSEL = "OPMODE5",//CARRYIN ...OPMODE[5] ,ELSE ==0
    parameter B_INPUT="DIRECT",// ..CASCADE ,ELSE ==0
    parameter RSTTYPE="SYNC"// ASYNC
    reg [17:0]A;
                        //INPUT ports
    reg [17:0]B;
    reg [17:0]D;
    reg [47:0]C;//
    reg CARRYIN;
    reg [17:0]BCIN;
    reg RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE; //Reset INPUT Ports:
    reg CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;//clk enable ports
    reg [47:0]PCIN;//Cascade Ports
    reg clk;
                        // control INPUT ports
    reg [7:0]OPMODE;
    wire [17:0]BCOUT; //output ports ....Cascade Ports
    wire [47:0]PCOUT; //Cascade Ports
    wire [47:0]P;
    wire [35:0]M;
    wire CARRYOUT;
    wire CARRYOUTF;
```

PROJECT 1 Spartan6 - DSP48A1



```
Loading work.reg_to_mux(fast__3)
# Loading work.reg_to_mux(fast__4)
                                                            0, CARRYOUT=0 , CARRYOUTF=0 ,M=
# PCOUT=
                                                                                                                       0
                                0, P=
# PCOUT=
                                3, P=
                                                            3, CARRYOUT=1 , CARRYOUTF=1 ,M=
                                                                                                                       2
                                             5, CARRYOUT=1 , CARRYOUTF=1 ,M= 6
9, CARRYOUT=1 , CARRYOUTF=1 ,M= 6
54799, CARRYOUT=1 , CARRYOUTF=1 ,M= 7101469620
7101524413, CARRYOUT=1 , CARRYOUTF=1 ,M= 7101153060
7101207853, CARRYOUT=1 ,CARRYOUTF=1 ,M= 7101153060
 # PCOUT=
                                5, P=
 # PCOUT=
                                9, P=
                          54799, P=
 # PCOUT=
                   7101524413, P=
 # PCOUT=
                   7101207853, P=
 # PCOUT=
# PCOUT=281467875816018, P=281467875816018, CARRYOUT=0 , CARRYOUTF=0 ,M=63451255821
# PCOUT=281411525713256, P=281411525713256, CARRYOUT=0 , CARRYOUTF=0 ,M=63451255821
# ** Note: $stop : project_DSP_tb.v(94)
       Time: 310 ns Iteration: 1 Instance: /project_DSP_tb
# Break in Module project DSP tb at project DSP tb.v line 94
```




PROJECT 1 Spartan6 - DSP48A1



VIVADO:


ELABORATION:





PROJECT 1 Spartan6 - DSP48A1



SYNTHESIS:








PROJECT 1 Spartan6 - DSP48A1







PROJECT 1 Spartan6 - DSP48A1



Implementation:





PROJECT 1 Spartan6 - DSP48A1



Constraint File:

```
create abbeg one w 13.0 Gla

create abbeg one w 13.0 Gla

create abbeg one w 13.0 Gla

set_property ALL PROBE Set MP true [get_debug cores w_11.0 gl

set_property ALL PROBE Set MP true [get_debug cores w_11.0 gl

set_property C_AMP, TRIGOR files [get_debug cores w_11.0 gl

set_property C_BMP, print STAGES 0 [get_debug cores w_11.0 gl

set_property C_BMP, print STAGES 0 [get_debug cores w_11.0 gl

set_property C_TRIGOR print [get_debug cores w_11.0 gl

set_property PROBE_TYPE GRATA, MO_TRIGOR [get_debug ports w_11.0 gl/probed]

set_property PROBE_TYPE GRATA, MO_TRIGOR [get_debug ports w_11.0 gl/probed]

set_property PROBE_TYPE GRATA, MO_TRIGOR [get_debug ports w_11.0 gl/probed]

set_property port_width size_get_debug gorts w_11.0
```

```
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect debug port u ila 0/probe9 [get nets [list CARRYOUTF OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list CEA_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list CEB_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list CEC_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list CECARRYIN_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list CED_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list CEM_IBUF]]
```