

SYNCHRONOUS FIFO(UVM)

under supervision: Eng. Kareem Waseem

FIFO:

A synchronous FIFO (First-In-First-Out) is a type of data buffer used in digital systems that operates under a single clock domain. This means that both read and write operations occur using the same clock signal, ensuring that data is processed in the order it was received.

Shams Khaled
Digital Verification using SV and UVM

Shams Khaled Ezzat

Project 2




Contents

Verification Diagram:	2
Design:	3
Modified Design:	4
Bugs in design:	5
Top module:	6
Interface:	6
Test package:	7
FIFO Sequence Item:	7
FIFO Sequencer:	8
FIFO Driver:	9
FIFO Agent package:	10
FIFO ENVIRONMENT:	11
FIFO Config:	12
FIFO Coverage package:	12
FIFO Scoreboard package:	14
Monitor:	16
Assertions:	17
Verification Plan:	17
Do file:	18
Source files:	18
Questasim:	19
Code coverage:	20
Functional coverage:	20



Verification Diagram:





Design:

```
parameter FIFO_WIDTH = 16;
   input [FIFO_WIDTH-1:0] data_in;
  input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
   output full, empty, almostfull, almostempty, underflow;
   localparam max_fifo_addr = $clog2(FIFO_DEPTH);
24 valways @(posedge clk or negedge rst n) begin
     if (!rst_n) begin
         wr_ptr <= 0;
      else if (wr_en && count < FIFO_DEPTH) begin
       mem[wr_ptr] <= data_in;
wr_ack <= 1;</pre>
       wr_ack <= 0;
if (full & wr_en)
            overflow <= 1;
     if (!rst_n) begin
       rd_ptr <= 0;
      else if (rd_en && count != 0) begin
         rd_ptr <= rd_ptr + 1;
```



Modified Design:

```
FIFO.sv > a FIFO > P rd_ptr_p
      module FIFO(fifo_interface.DUT fifo_if);
      parameter FIFO WIDTH = 16;
      parameter FIFO_DEPTH = 8;
      localparam max_fifo_addr = $clog2(FIFO_DEPTH);
      reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
      reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
      reg [max_fifo_addr:0] count;
      always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
          if (!fifo_if.rst_n) begin
              wr_ptr <= 0;
              fifo_if.wr_ack<=0;///is added///////
              fifo_if.overflow<=0;///is added///////</pre>
          else if (fifo_if.wr_en && count < FIFO_DEPTH) begin//write
              mem[wr_ptr] <= fifo_if.data_in;</pre>
              fifo_if.wr_ack <= 1;
              wr_ptr <= wr_ptr + 1;
              fifo_if.overflow<=0;///is added///////
          else begin
              fifo_if.wr_ack <= 0;
              if (fifo_if.full & fifo_if.wr_en)
                  fifo_if.overflow <= 1;
              else
                  fifo_if.overflow <= 0;
      end
      always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin //read
          if (!fifo_if.rst_n) begin
              rd_ptr <= 0;
              fifo_if.underflow<=0;///is added///////</pre>
          else if (fifo_if.rd_en && count != 0) begin
              fifo_if.data_out <= mem[rd_ptr];</pre>
              rd_ptr <= rd_ptr + 1;
              fifo_if.underflow<=0;///is added///////</pre>
          else if (fifo_if.empty && fifo_if.rd_en) ///is added///////
              fifo_if.underflow<=1;</pre>
                                                   ////is added///////
          else fifo_if.underflow<=0;
      end
```



Bugs in design:

Design	Modified design
Underflow is combinational with assign	This sequential output signal
statement	
Almostfull signal is set to high when count ==fifo	Almostfull signal is set to high when
depth -2	count ==fifo depth -1
Resetting the signals overflow, wr_ack and	Underflow =0 when reset and fifo is
underflow was missing	not empty
	overflow=0 when reset and full fifo
	wr_ack=0 when reset is asserted
2 missing cases of wr_en & rd_en	When write and read are both high



Top module:

```
import uvm_pkg::*;
import fifo_test_pkg::*;
import fifo_env_pkg::*;
import fifo_env_pkg::*;
include "uvm_macros.svh"

module top();
bit clk;
initial begin
forever begin
| #1 clk=!clk; // Clock generation
end
end

fifo_if fifoif (clk);
FIFO DUT(fifoif);
bind FIFO fifo_sva fifo_sva_inst(fifoif);
initial begin

uvm_config_db#(virtual fifo_if)::set(null, "uvm_test_top", "fifo_If", fifoif);
run_test("fifo_test");
end
end
end
end
```

Interface:

```
interface fifo_if (clk);
parameter FIFO_MIDTH = 16;
parameter FIFO_DEPTH = 8;

input bit clk;
logic [FIFO_MIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_MIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
//bit test_finished;
modport DUT (input data_in, clk, rst_n, wr_en, rd_en,output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
endinterface : fifo_if
```



Test package:

```
import fifo_config_pkg::*;
import fifo_sequence_pkg::*;
import fifo_env_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
   fifo_env env;
virtual fifo_if fifo_vif;
   fifo_config fifo_config_cfg;
   fifo_sequence fifo_sequence_obj;
   function new (string name = "fifo_test",uvm_component parent = null);
      super.new(name,parent);
   function void build_phase(uvm_phase phase);
      super.build_phase(phase);
      task run_phase(uvm_phase phase);
      super.run phase(phase):
      phase.raise_objection(this);
       `uvm_info("run_phase", "stimulus Generation started",UVM_LOW);
      fifo_sequence_obj.start(env.agent.sqr);
      `uvm_info("run_phase", "stimulus Generation ended",UVM_LOW);
      phase.drop_objection(this);
```

FIFO Sequence Item:

```
| State | Stat
```



FIFO Sequence:

```
fifo_sequence.sv > { } fifo_sequence_pkg
      package fifo_sequence_pkg;
      import uvm_pkg::*;
      import fifo seq item pkg::*;
 4 ∨ `include "uvm_macros.svh"
          class fifo_sequence extends uvm_sequence #(fifo_seq_item);
          `uvm_object_utils(fifo_sequence)
              fifo_seq_item seq_item;
              function new(string name ="fifo_sequence");
                  super.new(name);
              task body;
                  seq_item = fifo_seq_item::type_id::create("seq_item");
                  start_item(seq_item);
                  seq_item.rst_n=0;
                  seq_item.data_in=0;
                  seq_item.wr_en=0;
                  seq_item.rd_en=0;
                  finish_item(seq_item);
              repeat(2000)begin
                  seq_item = fifo_seq_item::type_id::create("seq_item");
                  start_item(seq_item);
                  assert(seq item.randomize());
                  finish_item(seq_item);
                  end
          endclass
31
      endpackage
```

FIFO Sequencer:

```
fifo_sequencer.sv > {} fifo_sequencer_pkg

package fifo_sequencer_pkg;

import uvm_pkg::*;

import fifo_seq_item_pkg::*;

include "uvm_macros.svh"

class fifo_sequencer extends uvm_sequencer #(fifo_seq_item);

uvm_component_utils(fifo_sequencer)

function new(string name ="fifo_sequencer",uvm_component parent = null);

super.new(name,parent);

endfunction

endclass

endpackage
```



FIFO Driver:

```
fifo_driver.sv > {} fifo_driver_pkg
      package fifo_driver_pkg;
      import fifo_seq_item_pkg::*;
      import uvm_pkg::*;
      `include "uvm_macros.svh"
      class fifo_driver extends uvm_driver #(fifo_seq_item);
          `uvm_component_utils(fifo_driver)
          virtual fifo_if fifo_vif;
          fifo_seq_item stim_seq_item;
          function new (string name = "fifo_driver",uvm_component parent = null);
              super.new(name,parent);
          task run_phase(uvm_phase phase);
              super.run_phase(phase);
              forever begin
                  stim_seq_item = fifo_seq_item::type_id::create("stim_seq_item");
                  seq_item_port.get_next_item(stim_seq_item);
                  fifo_vif.data_in = stim_seq_item.data_in;
                  fifo_vif.wr_en = stim_seq_item.wr_en;
                  fifo_vif.rd_en = stim_seq_item.rd_en;
                  fifo_vif.rst_n = stim_seq_item.rst_n;
                  @(negedge fifo_vif.clk);
                  seq_item_port.item_done();
                  `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(), UVM_HIGH)
              end
34
      endpackage
```



FIFO Agent package:

```
fifo_agent.sv > {} fifo_agent_pkg > ⁴ fifo_agent
      package fifo_agent_pkg;
      import uvm_pkg::*;
      import fifo_driver_pkg::*;
      import fifo_config_pkg::*;
      import fifo_monitor_pkg::*;
      import fifo_sequencer_pkg::*;
     import fifo_seq_item_pkg::*;
      `include "uvm_macros.svh"
          class fifo_agent extends uvm_agent;
              `uvm_component_utils(fifo_agent)
              fifo_sequencer sqr;
              fifo_monitor mon;
              fifo_driver fifo_driv;
              fifo_config fifo_config_cfg;
              uvm_analysis_port #(fifo_seq_item) agt_ap;
              function new(string name = "fifo_agent", uvm_component parent =null);
                  super.new(name,parent);
              function void build_phase(uvm_phase phase);
                  super.build phase(phase);
                  if(!uvm_config_db#(fifo_config)::get(this, "","CFG", fifo_config_cfg))begin
                  `uvm_fatal("build_phase" , "Unable to get configuration object");
                  end
                  fifo_driv=fifo_driver::type_id::create("fifo_driv",this);
                  sqr = fifo_sequencer::type_id::create("driver",this);
                  mon=fifo_monitor::type_id::create("mon",this);
                  agt_ap = new("agt_ap",this);
              function void connect_phase(uvm_phase phase);
                  super.connect_phase(phase);
                  fifo_driv.fifo_vif= fifo_config_cfg.fifo_config_vif;
                  mon.fifo_mon_vif = fifo_config_cfg.fifo_config_vif;
                  fifo_driv.seq_item_port.connect(sqr.seq_item_export);
                  mon.mon_ap.connect(agt_ap);
      endpackage
```



FIFO ENVIRONMENT:

```
package fifo_env_pkg;
     import fifo_agent_pkg::*;
     import fifo_scoreboard_pkg::*;
     import fifo_coverage_pkg::*;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
         class fifo_env extends uvm_env;
           `uvm_component_utils(fifo_env)
           fifo_scoreboard fifo_sb;
           fifo_coverage fifo_cvrg;
22
           fifo_agent agent;
             function new (string name = "fifo_env",uvm_component parent = null);
               super.new(name,parent);
             function void build_phase(uvm_phase phase);
               super.build_phase(phase);
               fifo_sb=fifo_scoreboard::type_id::create("fifo_sb",this);
               agent = fifo_agent::type_id::create("agent",this);
               fifo_cvrg = fifo_coverage::type_id::create("fifo_cvrg",this);
             function void connect phase(uvm phase phase);
               super.connect_phase(phase);
               agent.agt_ap.connect(fifo_sb.sb_export);
               agent.agt_ap.connect(fifo_cvrg.cov_export);
         endclass
     endpackage
```



FIFO Config:

```
fifo_config.sv > {} fifo_config_pkg > {** fifo_config}

package fifo_config_pkg;

import uvm_pkg::*;

include "uvm_macros.svh"

class fifo_config extends uvm_object;

uvm_object_utils(fifo_config)

virtual fifo_if fifo_config_vif;

function new (string name = "fifo_config");

super.new(name);
endfunction
endclass
endpackage
```

FIFO Coverage package:

```
package fifo_coverage_pkg;
import fifo_seq_item_pkg::*;
import uvm_pkg::*;
         `uvm_component_utils(fifo_coverage);
        uvm_analysis_export #(fifo_seq_item) cov_export;
        uvm_tlm_analysis_fifo #(fifo_seq_item) cov_fifo;
        fifo_seq_item item_cov;
            write_enable :coverpoint item_cov.wr_en{
bins write_1 = {1};
bins write_0 = {0};
            read_enable :coverpoint item_cov.rd_en{
bins read_1 = {1};
            bins read_0 = {0};
                            :coverpoint item_cov.full {
            bins full_0 = {0};
            empty_flag :coverpoint item_cov.empty{
bins empty_0 = {0};
}
            almostfull_flag :coverpoint item_cov.almostfull{
            bins almostfull_1 = {1};
            bins almostfull_0 = {0};
            almostempty_flag:coverpoint item_cov.almostempty {
            bins almostempty_1 = {1};
bins almostempty_0 = {0};
            overflow_flag :coverpoint item_cov.overflow {
            bins overflow_1 = {1};
            bins overflow_0 = {0};
            underflow_flag :coverpoint item_cov.underflow {
            bins underflow_1 = {1};
            bins underflow_0 = {0};
            wr_ack_flag :coverpoint item_cov.wr_ack {
bins wr_ack_1 = {1};
            bins wr_ack_0 = {0};
```



```
full:cross write_enable,read_enable,full_flag {
          ignore_bins ignored_1_will_not_happend =binsof (read_enable.read_1) && binsof (full_flag.full_1);
          empty:cross write_enable,read_enable,empty_flag {
          ignore_bins ignored_2_will_not_happend =binsof (write_enable.write_1) && binsof (empty_flag.empty_1);
          almostfull:cross write_enable,read_enable,almostfull_flag ;
          almostempty:cross write_enable,read_enable,almostempty_flag;
          overflow:cross write_enable,read_enable,overflow_flag{
          ignore_bins ignored_3_will_not_happend =binsof (write_enable.write_0) && binsof (overflow_flag.overflow_1);
          underflow:cross write_enable,read_enable,underflow_flag{
          ignore_bins ignored_4_will_not_happend =binsof (read_enable.read_0) && binsof (underflow_flag.underflow_1);
          function new (string name = "fifo_coverage",uvm_component parent = null);
          super.new(name,parent);
          cvr_gp=new();
      function void build_phase(uvm_phase phase);
         super.build_phase(phase);
          cov_export = new("cov_export",this);
         cov_fifo = new("cov_fifo",this);
      function void connect_phase(uvm_phase phase);
              super.connect_phase(phase);
             cov_export.connect(cov_fifo.analysis_export);
      task run_phase(uvm_phase phase);
          super.run_phase(phase);
          forever begin
             cov_fifo.get(item_cov);
             cvr_gp.sample();
endpackage
```



FIFO Scoreboard package:

```
package fifo_scoreboard_pkg;
import uvm_pkg::*;
import fifo_seq_item_pkg::*;
`include "uvm macros.svh
         `uvm_component_utils(fifo_scoreboard)
        uvm_analysis_port #(fifo_seq_item) sb_export;
       uvm_tlm_analysis_fifo #(fifo_seq_item) sb_fifo;
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
        logic [FIF0_WIDTH-1:0] data_out_ref;
        logic\ full\_ref,\ wr\_ack\_ref,\ overflow\_ref,\ empty\_ref,\ almostfull\_ref,\ almostempty\_ref,\ underflow\_ref;
        localparam max_fifo_addr = $clog2(FIFO_DEPTH);//-----
        logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;//
        logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
        logic [max fifo addr:0] count;/
        function new(string name = "fifo_scoreboard", uvm_component parent =null);
           super.new(name,parent);
        function void build_phase(uvm_phase phase);
           super.build_phase(phase);
           sb_export = new("sb_export",this);
           sb_fifo = new("sb_fifo",this);
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
           sb_export.connect(sb_fifo.analysis_export);
        task run_phase(uvm_phase phase);
           super.run_phase(phase);
           forever begin
               sb_fifo.get(item_sb);
               ref_model(item_sb);
                if((item_sb.rd_en &&(data_out_ref !== item_sb.data_out)) || (full_ref !== item_sb.full) || (wr_ack_ref !== item_sb.wr_ack)|| (overflow_ref!==item_sb.overflow) ||
                 (empty_ref!==item_sb.empty)|| (almostfull_ref!==item_sb.almostfull)|| (almostempty_ref!==item_sb.almostempty)|| (underflow_ref!==item_sb.underflow))begin
                    uwm_error("rum_phase", $sformatf("comparison failed, transaction received by the dut: %s while the reference out : data_out_ref=%20b, wr_ack_ref=%20b, overflow_ref=%20b,
                    ,item_sb.convert2string(),data_out_ref, wr_ack_ref, overflow_ref, underflow_ref, full_ref, empty_ref, almostfull_ref, almostfull_ref, overflow_ref,overflow_ref));
            end
```



```
task ref_model(fifo_seq_item item_chk);
   if (!item_chk.rst_n) begin
       rd_ptr = 0;
       wr_ptr = 0;
       count = 0;
       wr_ack_ref = 0;
       underflow_ref = 0;
       overflow_ref = 0;
       full_ref = 0;
       empty_ref = 1;
       almostfull_ref = 0;
       almostempty_ref = 0;
   end
   else begin
        if(item_chk.wr_en && !full_ref)begin //write
           mem[wr_ptr] = item_chk.data_in;
           wr_ack_ref = 1;
           wr_ptr ++;
           count++;
           overflow_ref=0;
       else if(item_chk.wr_en && full_ref) begin
                overflow_ref=1;
                wr_ack_ref = 0;
       else begin
               wr_ack_ref = 0;
                overflow_ref=0;
       end
        if(item_chk.rd_en && !empty_ref)begin //read
                data_out_ref = mem[rd_ptr];
                rd_ptr++;
                underflow_ref = 0;
                count--;
       else if(item_chk.rd_en && empty_ref) underflow_ref=1;
       else underflow_ref=0;
   full_ref = (count == FIFO_DEPTH)? 1 : 0;
   empty_ref = (count == 0)? 1 : 0;
   almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0;
   almostempty_ref = (count == 1)? 1 : 0;
```

```
function void report_phase(uvm_phase phase);

super.report_phase(phase);

'uvm_info("report_phase",$sformatf("correct count = %0d",correct_count),UVM_MEDIUM);

'uvm_info("report_phase",$sformatf("error count = %0d",error_count),UVM_MEDIUM);

endfunction

endclass

endpackage
```



Monitor:

```
fifo_monitor.sv > {} fifo_monitor_pkg > \( \frac{1}{12} \) fifo_monitor
      package fifo_monitor_pkg;
      import uvm_pkg::*;
      import fifo_seq_item_pkg::*;
      `include "uvm_macros.svh"
          class fifo_monitor extends uvm_monitor;
              `uvm_component_utils(fifo_monitor)
              virtual fifo_if fifo_mon_vif;
              fifo_seq_item fifo_mon_item;
              uvm_analysis_port #(fifo_seq_item) mon_ap;
              function new(string name = "fifo_monitor", uvm_component parent= null);
                   super.new(name,parent);
              endfunction
              function void build_phase(uvm_phase phase);
                  super.build_phase(phase);
                  mon_ap = new("mon_ap",this);
              endfunction
              task run_phase(uvm_phase phase);
                   super.run_phase(phase);
                   forever begin
                       fifo_mon_item = fifo_seq_item::type_id::create("fifo_mon_item");
                       @(negedge fifo_mon_vif.clk);
                       fifo_mon_item.data_in = fifo_mon_vif.data_in;
                       fifo_mon_item.wr_en = fifo_mon_vif.wr_en;
                       fifo_mon_item.rst_n = fifo_mon_vif.rst_n;
                       fifo_mon_item.rd_en = fifo_mon_vif.rd_en;
                       fifo_mon_item.data_out = fifo_mon_vif.data_out;
                       fifo_mon_item.wr_ack = fifo_mon_vif.wr_ack;
                       fifo_mon_item.full = fifo_mon_vif.full;
                       fifo_mon_item.almostfull = fifo_mon_vif.almostfull;
                       fifo_mon_item.empty = fifo_mon_vif.empty;
                       fifo_mon_item.almostempty = fifo_mon_vif.almostempty;
                       fifo_mon_item.overflow = fifo_mon_vif.overflow;
                       fifo_mon_item.underflow = fifo_mon_vif.underflow;
                       mon_ap.write(fifo_mon_item);
                       `uvm_info("run_phase",fifo_mon_item.convert2string(), UVM_HIGH)
                   end
          endclass
      endpackage
```

Project 2



Assertions:

Verification Plan:

Label	Description	Stimulus generation	Functional coverage	Functionality check
Reset	When reset is asserted, all signals are resetted	rst_n =0	Rst_n active 5% inactive95%	Output is correct
write	When reset is deasserted, wr_en is enabled	Rst_n=1, wr_en=1	Cross coverage	Output is correct
read	When reset is deasserted, rd_en is enabled	Rst_n=1, rd_en=1	Cross coverage	Output is correct
Read_write	When reset is deasserted, wr_en & rd_en are enabled	Rst_n=1, rd_en=1 & wr_en=1	Cross coverage	Output is correct



Do file:

```
≣ run.do
     vlib work
     vlog -f src_files.list +cover
     vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all -cover
    add wave -position insertpoint \
    sim:/top/DUT/FIFO_WIDTH \
    sim:/top/DUT/FIFO_DEPTH \
    sim:/top/DUT/max_fifo_addr \
    sim:/top/DUT/mem \
     sim:/top/DUT/wr_ptr \
     sim:/top/DUT/rd_ptr \
     sim:/top/DUT/count
    add wave -position insertpoint \
15 sim:/top/fifoif/almostempty \
16 sim:/top/fifoif/almostfull \
17 sim:/top/fifoif/clk \
18 sim:/top/fifoif/data_in \
    sim:/top/fifoif/data_out \
    sim:/top/fifoif/empty \
     sim:/top/fifoif/FIFO_DEPTH \
     sim:/top/fifoif/FIFO_WIDTH \
     sim:/top/fifoif/full \
   sim:/top/fifoif/overflow \
   sim:/top/fifoif/rd_en \
26 sim:/top/fifoif/rst_n \
27 sim:/top/fifoif/underflow \
28 sim:/top/fifoif/wr_ack \
29 sim:/top/fifoif/wr_en
   coverage save top.ucdb -onexit
    run -all
     vcover report top.ucdb -details -annotate -all -output coverage_report.txt
```

Source files:

Shams Khaled Ezzat

Project 2




Questasim:

Waveform:

** Report counts by id [Questa UVM] 2

[RNTST] [TEST_DONE]




[report_phase] 2
[run_phase] 2
** Note: \$finish : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
Time: 4002 ns Iteration: 61 Instance: /top


Project 2



Code coverage:



Functional coverage:




A Cover Directives			777777							<u>+</u>
▼ Name	△ Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Induded
/top/DUT/fifo_sva_inst/coveroverflow_p	SVA	1	Off	316	1	Unlimited	1	100%		■ ✓
/top/DUT/fifo_sva_inst/coverrd_ptr_p	SVA	1	Off	479	1	Unlimited	1	100%		•
/top/DUT/fifo_sva_inst/coverunderflow_p	SVA	1	Off	47	1	Unlimited	1	100%		
/top/DUT/fifo_sva_inst/coverwr_ptr_p	SVA	1	Off	932	1	Unlimited	1	100%		■ ✓
/top/DUT/fifo_sva_inst/coverwrite_ack_p	SVA	1	Off	932	1	Unlimited	1	100%		-

Shams Khaled Ezzat

Project 2





<pre> Assertion Coverage: Assertions</pre>	10	10	0	100.00%
∨ Name File(Line)			ilure unt	Pass Count
<pre>v /top/DUT/fifo_sva_inst/assertr</pre>	d_ptr_p			
fifo_sva.sv			0	1
<pre></pre>			0	1
<pre>v /top/DUT/fifo_sva_inst/assertu</pre>				•
fifo_sva.sv			0	1
<pre>//top/DUT/fifo_sva_inst/asserto</pre>			0	1
<pre></pre>			0	1
fifo_sva.sv			0	1
<pre>v /top/DUT/fifo_sva_inst/#ublk#265</pre>		mmed11		
<pre>// fifo_sva.sv // top/DUT/fifo_sva_inst/#ublk#265</pre>		mmod 10	0	1
fifo sva.sv		mmeu10	0	1
<pre>v /top/DUT/fifo_sva_inst/#ublk#265</pre>		mmed9		
fifo_sva.sv			0	1
<pre>//top/DUT/fifo_sva_inst/#ublk#265 // fifo_sva.sv</pre>		mmed8	0	1
<pre>//top/DUT/fifo_sva_inst/#ublk#265</pre>		ub1k#26564		_
fifo_sva.sv			0	1
✓ Directive Coverage: Directives	5	5	0	100.00%
Directives	,		0	100.00%