

# BMS INSTITUTE OF TECHNOLOGY AND MANAGEMENT

## YELAHANKA – BANGALORE - 64

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

### I INTERNAL ASSESSMENT TEST SCHEME & SOLUTIONS, MARCH – 2017

<b>Subject: Microprocessors &amp; Microcontrollers</b>	<b>Subject Code: 15CS44</b>	<b>Branch &amp; Semester : CSE - 4 A &amp; B</b>
<b>Max. Marks : 30 Marks</b>	<b>Date: 17/03/2017 Time: 2 PM - 3:30 PM</b>	<b>Faculty: Mr. Shankar R</b>

*Answer FIVE full questions, selecting ONE full question from each Part.  
(Part D & Part E are compulsory questions.)*

Q. No	Question	CO, PO, K level	Marks
<b>PART-A</b>			
1.	<p><b>Describe in detail with a neat figure the working of the internal architecture of the 8086 MP.</b></p> <p><i>Diagram 2 marks Explanation 6 marks</i></p> <p>The 8086 CPU is divided into two parts. They are:</p> <ol style="list-style-type: none"> <li>1. Bus Interface Unit (BIU)</li> <li>2. Execution Unit (EU)</li> </ol> <p><b>Bus Interface Unit (BIU):</b> The BIU handles all data and addresses on the buses for the execution unit such as fetching the instruction or data, writing</p>	<b>CO1 (PO1) K1</b>	06

	<p>the data to memory, writing the data to the port, reading data from the port.</p> <p><b>Execution Unit (EU):</b> The execution unit (EU) tells the BIU where to fetch instructions or data from, decodes instructions, and executes instructions. The functional parts of the execution unit are control circuitry or system, instruction decoder, and Arithmetic logic unit (ALU).</p> <p>There are 5 types of Registers. They are:</p> <ol style="list-style-type: none"> <li>1. General purpose registers</li> <li>2. Pointer Registers</li> <li>3. Index registers</li> <li>4. Flag registers</li> <li>5. Segment registers</li> </ol> <p><b>General Purpose Registers:</b> They are divided into 4 types. They are:</p> <ol style="list-style-type: none"> <li>1. AX (accumulator)</li> <li>2. BX (base)</li> <li>3. CX (counter)</li> <li>4. DX (data)</li> </ol> <p><b>Pointer Registers:</b> They are divided into 3 types. They are:</p> <ol style="list-style-type: none"> <li>1. SP (Stack pointer)</li> <li>2. BP (Base pointer)</li> <li>3. IP (Instruction pointer)</li> </ol> <p><b>Index Registers:</b> Index group consists of SI (Source Index), DI (Destination index)</p> <p><b>Segment Registers:</b> Segment group consists of ES (Extra Segment), CS (Code Segment), DS (Data Segment) and SS (Stack Segment).</p> <p><b>Flag Registers:</b> Control flag group consists of a single 16-bit flag register.</p>		
2.	<p><b>Describe in detail the Register Organization &amp; the various bits of a Flag Register for 8086 MP.</b></p> <p>Register Organization of 8086 Microprocessor – 3 marks Flags – 3 marks</p> <p>The 8086 has a powerful set of registers. It includes general purpose registers, segment registers, pointers and index registers and flag register. All the registers of 8086 are 16-bit registers.</p> <p><b>General Data Registers:</b> The registers AX, BX, CX and DX are the general purpose 16-bit registers. AX is used as 16-bit accumulator, with the lower 8-bits of AX designated as AL and higher 8-bits as AH. BX is used as 16-bit base, with the lower 8-bits of BX designated as BL and higher 8-bits as BH. CX is used as 16-bit counter, with the lower 8-bits of CX designated as CL and higher 8-bits as CH. DX is used as 16-bit data, with the lower 8-bits of DX designated as DL and higher 8-bits as DH.</p>	<p><b>CO1 (PO1) K1</b></p>	06




Fig.11.6: Schematic diagram of intel 8086 registers

**Flag Register:** 8086 has a 16-bit flag register which is divided into two parts. They are: 1. Status flags

2. Control flags

The description of each flag bit is as follows:

**S-Sign Flag:** This flag is set, when the result of any computation is negative. For signed computations, the sign flag equals the MSB of the result.

**Z-Zero Flag:** This flag is set, if the result of the computation or comparison performed by the previous instruction/instructions is zero.

**P-Parity Flag:** This flag is set to 1, if the lower byte of the result contains even number of 1s.

**C-Carry Flag:** This flag is set, when there is a carry out of MSB in case of addition or borrow in case of subtraction.


**T-Trap Flag:** If this flag is set, the processor enters the single step execution mode. In other words, a trap interrupt is generated after execution of each instruction. The processor executes the current instruction and the control is transferred to the Trap interrupt service routine.

**I-interrupt Flag:** If this flag is set, the maskable interrupts are recognized by the CPU, otherwise, they are ignored.


**D-Direction Flag:** This is used by string manipulation instructions. If this flag bit is '0', the string is processed beginning from the lowest address to the highest address, i.e. auto incrementing mode. Otherwise, the string is processed from the highest address towards the lowest address, i.e. auto decrementing mode.

**AC-Auxiliary Carry Flag:** This is set, if there is a carry from the lowest nibble, i.e. bit three, during addition or borrow for the lowest nibble, i.e. bit three, during subtraction.


**O-Overflow Flag:** This flag is set, if an overflow occurs, i.e. if the result of a signed operation is large enough to be accommodated in a destination register. For example, in case of the addition of two signed numbers, if the result overflows into the sign bit, i.e. the result is of more than 7-bits in size in case of 8-bit signed operations and more than 15-bits in size in case of 16-bit signed operations, and then the overflow flag will be set.



PART-B																																										
3a.	<p><b>Describe real mode addressing. Recite default segment and offset registers.</b></p> <p><i>Real mode – 1 marks</i> <i>default segment and offset registers – 2 marks</i></p> <p><i>Real mode, also called real address mode, is an operating mode of all x86-compatible CPUs. Real mode is characterized by a 20-bit segmented memory address space.</i></p> <p><i>Real mode operation allows the microprocessor to address only the first 1M byte of memory space-even if it is the Pentium II microprocessor. Note that the first 1 M byte of memory is called either the real memory or conventional memory system. The DOS operating system requires the microprocessor to operate in the real mode. Real mode operation allows application software written for the 8086/8088, which contain only 1 M byte of memory.</i></p> <p><i>Table 2-1 for addressing memory using any Intel microprocessor with 16-bit registers. Table 2-2 shows the defaults assumed in the 80386 and above when using 32-bit registers. Note that the 80386 and above have a far greater selection of segment offset address combinations than do the 8086 through the 80286 microprocessors.</i></p> <table><tr><th>Segment</th><th>Offset</th><th>Special Purpose</th></tr><tr><td>CS</td><td>IP</td><td>Instruction address</td></tr><tr><td>SS</td><td>SP or BP</td><td>Stack address</td></tr><tr><td>DS</td><td>BX, DI, SI, an 8-bit number, or a 16-bit number</td><td>Data address</td></tr><tr><td>ES</td><td>DI for string instructions</td><td>String destination address</td></tr></table> <p><b>Table 2-1:</b> Default 16-bit segment and offset address combinations</p> <table><tr><th>Segment</th><th>Offset</th><th>Special Purpose</th></tr><tr><td>CS</td><td>EIP</td><td>Instruction address</td></tr><tr><td>SS</td><td>ESP or EBP</td><td>Stack address</td></tr><tr><td>DS</td><td>EBX, EDI, ESI, EAX, ECX, EDX an 8-bit number, or a 32-bit number</td><td>Data address</td></tr><tr><td>ES</td><td>EDI for string instructions</td><td>String destination address</td></tr><tr><td>FS</td><td>No default</td><td>General address</td></tr><tr><td>GS</td><td>No default</td><td>General address</td></tr></table> <p><b>Table 2-2:</b> Default 32-bit segment and offset address combinations</p>				Segment	Offset	Special Purpose	CS	IP	Instruction address	SS	SP or BP	Stack address	DS	BX, DI, SI, an 8-bit number, or a 16-bit number	Data address	ES	DI for string instructions	String destination address	Segment	Offset	Special Purpose	CS	EIP	Instruction address	SS	ESP or EBP	Stack address	DS	EBX, EDI, ESI, EAX, ECX, EDX an 8-bit number, or a 32-bit number	Data address	ES	EDI for string instructions	String destination address	FS	No default	General address	GS	No default	General address	CO1 (PO1) K1	03
Segment	Offset	Special Purpose																																								
CS	IP	Instruction address																																								
SS	SP or BP	Stack address																																								
DS	BX, DI, SI, an 8-bit number, or a 16-bit number	Data address																																								
ES	DI for string instructions	String destination address																																								
Segment	Offset	Special Purpose																																								
CS	EIP	Instruction address																																								
SS	ESP or EBP	Stack address																																								
DS	EBX, EDI, ESI, EAX, ECX, EDX an 8-bit number, or a 32-bit number	Data address																																								
ES	EDI for string instructions	String destination address																																								
FS	No default	General address																																								
GS	No default	General address																																								

<p><b>3b.</b></p>	<p><b>Restate the Flag register after executing the following code:</b></p> <p><i>Computation – 1 mark</i>  <i>Flags – 2 marks</i></p> <p><i>MOV AX,34F5H</i>  <i>ADD AX,95EBH</i></p> <p><i>Answer is : CAE0H</i></p>  <p><i>Flags affected:</i></p>	<p><b>CO1 (PO1,PO2) K2</b></p>	<p>03</p>
<p><b>4a.</b></p>	<p><b>Identify the addressing modes of the following instructions and explain them briefly:</b></p> <p><i>addressing mode each 1 mark</i>  <i>MOV WORD PTR [SI], 20H</i>  <i>MOV ES: [1000H], 10H</i>  <i>MOV CX, NUM [BX + DI]</i></p> <p>1. <i>MOV WORD PTR [SI], 20H</i>  <i>This is immediate addressing mode.</i>  <i>Immediate addressing mode: In this mode of addressing the data to be manipulated is part of the instruction. Immediate data should be in source field. And the destination can be register or memory location.</i></p> <p>2. <i>MOV ES: [1000H], 10H</i>  <i>This is immediate addressing mode.</i>  <i>Immediate addressing mode: In this mode of addressing the data to be manipulated is part of the instruction. Immediate data should be in source field. And the destination can be register or memory location.</i></p> <p>3. <i>MOV CX, NUM [BX + DI]</i>  <i>This is base index addressing mode</i>  <i>Base index addressing mode: Operand offset is given by sum of either BX or BP with either SI or DI.</i></p>	<p><b>CO1 (PO1,PO2) K1</b></p>	<p>03</p>
<p><b>4b.</b></p>	<p><b>Recall the Memory Map of IBM PC.</b></p> <p><i>Diagram – 1 mark</i>  <i>Explanation – 2 marks</i></p> <p>1. <i>For a program to be executed on the PC, windows must first load it into</i></p>	<p><b>CO1 (PO1) K1</b></p>	<p>03</p>

	<p>RAM. The 20-bit address of the 8086/88 allows a total of 1 megabyte (1024k bytes) of memory space with address range 00000-FFFFF.</p> <p>2. During the design of first IBM PC, engineers has to decide on the allocation of 1-megabyte memory space to various sections of the PC. This memory allocation is called MEMORY MAP.</p> <p>3. Of this 1-megabyte, 640k bytes from addresses 00000-9FFFFH were set aside for RAM.</p> <p>4. The 128K bytes from A0000H to BFFFFH were allocated for video memory. The remaining 256K bytes from C0000H to FFFFFH were aside for ROM.</p>		
--	--	--	--



### PART-C

5.	<p><b>Demonstrate an assembly language program to reverse a given string and verify whether it is a palindrome or not. Display the appropriate message.</b></p> <p><i>Program – 6 marks</i></p> <p><i>.model small</i></p> <p><i>Initds macro</i>  <i>Mov ax, @data; initializing the data segment</i>  <i>Mov ds, ax ; it is ds, not dx</i>  <i>Endm</i></p> <p><i>Inites macro</i>  <i>Mov es, ax ; initializing the extra segment</i>  <i>Endm</i></p> <p><i>Printf macro msg</i></p>	<p><b>CO1,CO4 (PO1,PO3) K3</b></p>	06
----	--	--	----

<pre> Lea dx, msg      ; load the effective address to dx Mov ah, 9        ; function number is 9 Int 21h          ; using dos interrupt 21h Endm  Getchar macro Mov ah, 1        ; this macro takes 1 key input, Int 21h          ; its ASCII value in hex stores in al Endm  Exit macro Mov ah, 4ch      ; to terminate Int 21h Endm  .data Original db 30 dup (?) ; 1st array Reverse db 30 dup (?)  ; 2nd array to store the reversed array  Ask db 10, 13, "String please: \$" Palindromemsg db 10, 13, "Palindrome\$" Notpalindromemsg db 10, 13, "Not Palindrome" .code  Initds  Inites ; initializing extra segment (b'coz we are playing with strings)  Lea si, original ; 1st array starting index to si Lea di, reverse  ; 2nd array starting index to di Printf ask Mov cx, 00      ; counter. Right now it's 0 (we haven't taken any i/p)  Takeinput:  Getchar          ; takes single character Cmp al, 13       ; compare with ENTER key Je done          ; if you press ENTER key, then goto done Mov [si], al     ; else, store your key in array Inc cx           ; keeps the no. of elements in array Inc si           ; move to next position Jmp takeinput    ; repeat till you press ENTER key  Done: dec si      ; point to the last position  Reversingtask:  Mov al, [si]     ; last element of si Mov [di], al     ; put that to first element of di Inc di           ; Inc 2nd array position Dec si           ; dec 1st array position Jnz reversingtask  Lea si, original ; comparison part Lea di, reverse Cld              ; clear direction flag </pre>		
---	--	--

	<pre> ; (so that si &amp; di are auto incremented) Repe cmpsb      ; comparing [si] &amp; [di] Je palin        ; if all the characters are equal, then goto palin  Printf notpalindromemsg ; else, not palindrome case Exit            ; bye bye!  Palin: printf palindromemsg; palindrome Exit            ; bye bye!  End  OUTPUT 1: 3. EXE String please: MADAM Palindrome  OUTPUT 2: 3. EXE String please: COLLEGE Not Palindrome </pre>		
6.	<p><b>Demonstrate an assembly language program to read the current time and Date from the system and display it in the standard format on the screen.</b></p> <p>Program – 6 marks</p> <pre> .model small  Initds macro     Mov ax,@data ; initializing the data segment     Mov ds, ax   ; it is ds, not dx Endm  Printf macro msg     Lea dx, msg ; load the effective address to dx     Mov ah, 9   ; function number is 9     Int 21h     ; using dos interrupt 21h Endm  Putchar macro char     Mov dl, char ; load the printable character's hex value in dl     Mov ah, 2    ; function number is 9     Int 21h     ; using dos interrupt 21h Endm  Accesstime macro     Mov ah, 2ch ; time interrupt ch=hours; cl=minutes     Int 21h    ; dh=seconds; dl=milliseconds Endm  Accessdate macro ; date interrupt dl=day; dh=month; cx=year     Mov ah, 2ah </pre>	<p><b>CO1,C04 (PO1,PO3) K3</b></p>	06



	<pre> Int 21h Endm  Display macro value     Mov al, value; copy the passed value to AL     Aam          ; split al into ah &amp; al     Add ax, 3030h; convert ah &amp; al to ASCII     Mov bx, ax    ; copy ax to bx to be safe     Puchar bh    ; print first digit     Puchar bl    ; print second digit Endm  Exit macro     Mov ah, 4ch  ; to terminate     Int 21h Endm  Time macro     Printf timemsg ; print "current time is"     Accesstime    ; call accesstime macro     Display ch     ; display hours     Puchar ':'     ; print ':'     Display cl     ; display minutes Endm  Date macro     Printf datemsg ; print "current date is"     Accessdate     ; call accessdate macro     Display dl     ; display day     Puchar ':'     ; print ':'     Display dh     ; display month Endm  .data Timemsg db 10, 13, "current time is \$" Datemsg db 10, 13, "current date is \$"  .code Initds ; initialize data segment Time   ; time task Date   ; date task Exit   ; bye bye! End  OUTPUT: 5. EXE Current time is 10:37 Current date is 14:03 </pre>		
<b>PART-D</b>			
<b>7.</b>	<p><b>Recognize the Processor we use in Microprocessor Lab at BMSIT&amp;M. Also, recall its brief history.</b></p> <p><i>Technically, we use Intel® Core™2 Quad Processor Q9500 (6M Cache, 2.83</i></p>	<p><b>CO1 (PO1,PO2) K1</b></p>	08

	<p>GHz, 1333 MHz FSB). Its complete specifications are found in this URL. Students need to go through it and understand the various details that has gone in manufacturing this processor.</p> <p><a href="https://ark.intel.com/products/37159/Intel-Core2-Quad-Processor-Q9500-6M-Cache-2-83-GHz-1333-MHz-FSB">https://ark.intel.com/products/37159/Intel-Core2-Quad-Processor-Q9500-6M-Cache-2-83-GHz-1333-MHz-FSB</a></p> <p>Its history tracks down to 1971 where Intel came up with 4004 Processor which is a 4 bit Processor. Then in 1972, they released 8008 which is a 8 bit processor. They tasted tremendous success in 1978 by releasing 8086 microprocessor which had 16-bit data bus, internally and externally. All registers are 16 bits wide, and there is a 16-bit data bus to transfer data in and out of the CPU. There was resistance to a 16-bit external bus as peripherals were designed around 8-bit processors. A printed circuit board with a 16-bit data also bus cost more. As a result, Intel came out with the 8088 version. Identical to the 8086, but with an 8-bit data bus. Picked up by IBM as the microprocessor in designing the PC. Intel introduced the 80286 in 1982, which IBM picked up for the design of the PC AT. In 1985 Intel introduced 80386 (or 80386DX). 32-bit internally/externally, with a 32-bit address bus. Capable of handling memory of up to 4 gigabytes. Virtual memory increased to 64 terabytes. Later Intel introduced 386SX, internally identical, but with a 16-bit external data bus &amp; 24-bit address bus. This makes the 386SX system much cheaper. On the 80486, in 1989, Intel put a greatly enhanced 80386 &amp; math coprocessor on a single chip. In 1992, Intel released the Pentium®. (not 80586).</p> <p>In 1995 Intel Pentium® Pro was released—the sixth generation x86. It had 5.5 million transistors. Designed primarily for 32-bit servers &amp; workstations. In 1997 Intel introduced the Pentium® II processor. In 1998 the Pentium® II Xeon was released. In 1999, Celeron® was released. In 1999 Intel released Pentium® III. In 1999 Intel introduced the Pentium® III Xeon. Designed more for servers and business workstations with multiprocessor configurations. The Pentium® 4 debuted late in 1999. Intel has selected Itanium® as the new brand name for the first product in its 64-bit family of processors. Formerly called Merced. The evolution of microprocessors is increasingly influenced by the evolution of the Internet.</p>		
<b>PART - E</b>			
8.	<p><b>We came across how difficult it is to print year while accessing date using 2AH function call. Construct a solution which addresses the above problem.</b></p> <pre> DATA SEGMENT     NUM DW 1234H     RES DB 10 DUP ('\$') DATA ENDS CODE SEGMENT     ASSUME DS:DATA,CS:CODE START:     MOV AX,DATA     MOV DS,AX      MOV AX,NUM      LEA SI,RES </pre>	<b>C01,C05 (P02,P03) K3</b>	06

	<pre> CALL HEX2DEC  LEA DX,RES MOV AH,9 INT 21H  MOV AH,4CH INT 21H CODE ENDS HEX2DEC PROC NEAR MOV CX,0 MOV BX,10  LOOP1: MOV DX,0 DIV BX ADD DL,30H PUSH DX INC CX CMP AX,9 JG LOOP1  ADD AL,30H MOV [SI],AL  LOOP2: POP AX INC SI MOV [SI],AL LOOP LOOP2 RET HEX2DEC ENDP  END START </pre>		
<b>Course Outcomes: Students will be able to</b>			
CO1	Describe the architecture of X86 Microprocessors and have an introduction to Assembly Language Programming.		
CO2	Discuss the Instruction Set of X86 Microprocessors and extend it to interface various devices to X86 families		
CO3	Understand ARM philosophy and its Instruction Set.		
CO4	Demonstrate the skills to code in Assembly Language, ARM.		
CO5	Construct software and hardware programs using Assembly Language Programming, ARM.		
<b>K1: Remember</b>		<b>K2: Understand</b>	
<b>K3: Apply</b>		<b>K4: Analyze</b>	
<b>K5: Evaluate</b>		<b>K6: Creation</b>	