Prentice Hall

Chapter ELEVEN 8255 I/



The x86 PC

assembly language, design, and interfacing

MUHAMMAD ALI MAZIDI JANICE GILLISPIE MAZIDI DANNY CAUSEY

OBJECTIVES this chapter enables the student to:

- Code Assembly language instructions to read and write data to and from I/O ports.
- Diagram the design of peripheral I/O using the 74LS373 output latch and the 74LS244 input buffer.
- Describe the I/O address map of x86 PCs.
- List the differences in memory-mapped I/O versus peripheral I/O.
- Describe the purpose of the 8255 programmable peripheral interface chip.

11.1: 8088 INPUT/OUTPUT INSTRUCTIONS

- All x86 processors, 8088 to Pentium[®], can access external devices called ports using I/O instructions.
 - Memory can contain both Instructions and data.
 - I/O ports contain data only
 - Two instructions: "OUT" and "IN" send data from the accumulator (AL or AX) to ports or bring data from ports into the accumulator.
- 8088 I/O operation is applicable to all x86 CPUs.
 - The 8-bit port uses the D0–D7 data bus for I/O devices.

11.1: 8088 INPUT/OUTPUT INSTRUCTIONS 8-bit data ports

- Register AL is used as the source/destination for IN/OUT instructions.
 - To input or output data from any other registers,
 the data must first be moved to the AL register.
 - Instructions OUT and IN have the following formats:

| | Inputting Data | | Outputting Data | |
|---------|----------------|--------------|-----------------|--------------|
| Format: | IN | dest, source | OUT | dest, source |
| (1) | IN | AL,port# | OUT | port#,AL |
| (2) | VOM | DX,port# | MOV | DX,port# |
| | IN | AL, DX | OUT | DX,AL |



11.1: 8088 INPUT/OUTPUT INSTRUCTIONS how to use I/O instructions

- I/O instructions are used in programming 8- and 16-bit peripheral devices.
 - Printers, hard disks, and keyboards.
- For an 8-bit port, use *immediate addressing*.
 - For more ports, use 16-bit port address instruction.

```
MOV
      AL, 36H
                   :AL=36H
      43H, AL
                   ;send value 36H to port address 43H
OUT
```



The x86 PC

Assembly Language, Design, and Interfacing

By Muhammad Ali Mazidi, Janice Gillespie Mazidi and Danny Causey

11.1: 8088 INPUT/OUTPUT INSTRUCTIONS how to use I/O instructions

- 16-bit port address instruction using register indirect addressing mode with register DX.
 - This program toggles port address 300H continuously.

```
BACK: MOV DX,300H ;DX = port address 300H MOV AL,55H OUT DX,AL ;toggle the bits MOV AL,0AAH OUT DX,AL ;toggle the bits JMP BACK
```

- Only DX can be used for 16-bit I/O addresses.
- Use register AL for 8-bit data.



11.1: 8088 INPUT/OUTPUT INSTRUCTIONS how to use I/O instructions

Example 11-1 shows decision making based on the data that was input.

Example 11-1

In a given 8088-based system, port address 22H is an input port for monitoring the temperature. Write Assembly language instructions to monitor that port continuously for the temperature of 100 degrees. If it reaches 100, then BH should contain 'Y'.

Solution:

```
BACK: IN AL,22H ;get the temperature from port # 22H
CMP AL,100 ;is temp = 100?

JNZ BACK ;if not, keep monitoring
MOV BH,'Y ;temp = 100, load 'Y' into BH
```




11.2: I/O ADDRESS DECODING AND DESIGN

- The concept of address bus decoding for I/O instructions is exactly the same as for memory.
 - 1. The control signals IOR and IOW are used along with the decoder.
 - 2. For an 8-bit port address, A0–A7 is decoded.
 - 3. If the port address is 16-bit (using **DX**), **A0**–**A15** is decoded.

11.2: I/O ADDRESS DECODING AND DESIGN using 74LS373 in an output port design

- 74LS373 can be used as a latching system for simple I/O ports.
 - Pin OC must be grounded.




| 74444400000 | 100 Car (000 Car) | |
|-------------|-------------------|---------|
| 7.00 | mating | n Table |
| - 1 | LIC.R SEPT | |
| _ | | |

| Output | Enab | le | - |
|---------|------|----|--------|
| Control | G | D | Output |
| L | H | Н | Н |
| L | H | L | L |
| L | L | X | Q0 |
| H | X | X | Z |
| | | | |

Figure 11-1 74LS373 D Latch




11.2: I/O ADDRESS DECODING AND DESIGN using 74LS373 in an output port design



- For an output latch, it is common to AND the output of the address decoder with control signal IOW.
 - To provide the latching action.



11.2: I/O ADDRESS DECODING AND DESIGN using 74LS373 in an output port design



Example 11-2


Show the design of an output port with an I/O address of 31FH using the 74LS373.

Solution:

31F9H is decoded, then ANDed with IOW to activate the G pin of the 74LS373 latch. This is shown in Figure 11-3.



11.2: I/O ADDRESS DECODING AND DESIGN IN port design using 74LS244



 74LS244 is widely used for buffering and providing high driving capability for unidirectional buses.



11.2: I/O ADDRESS DECODING AND DESIGN memory-mapped I/O

- Some processors do not have IN & OUT instructions, but use *Memory-mapped I/O*.
 - A memory location is assigned as an input or output port.
 - Instructions access memory locations to access I/O ports.
 - Instead of IN and OUT instructions.
 - The entire 20-bit address, A0-A19, must be decoded.
 - The **DS** register must be loaded prior to accessing memory-mapped I/O.
 - In memory-mapped I/O interfacing, control signals
 MEMR and MEMW are used.
 - Memory I/O ports can number as high as 2²⁰ (1,048,576).

11.2: I/O ADDRESS DECODING AND DESIGN memory-mapped I/O

- Some processors do not have IN & OUT instructions, but use *Memory-mapped I/O*.
 - Memory-mapped I/O can perform arithmetic & logic operations on I/O data directly without first moving them into the accumulator.
 - Memory-mapped I/O uses memory address space, which could lead to memory space fragmentation.

Example 11-3

The x86 PC

Show the design of "IN AL,9FH" using the 74LS244 as a tri-state buffer.

Solution:

9FH is decoded, then ANDed with IOR. To activate OC of the 74LS244, it must be inverted since OC is an active-low pin. This is shown in Figure 11-5.



11.3: I/O ADDRESS MAP OF x86 PCs

| Hex Range | <u>Device</u> | Hex Range | Device |
|-----------|---------------------------------------|-----------|------------------------------------|
| 000-01F | DMA controller 1, 8237A-5 | 378-37F | Parallel printer port 1 |
| 020-03F | Interrupt controller 1, 8259A, Master | 380-38F | SDLC, bisynchronous 2 |
| 040-05F | Timer, 8254-2 | 390-393 | Cluster |
| 060-06F | 8042 (keyboard) | 3A0-3AF | Bisynchronous 1 |
| 070-07F | Real-time clock, NMI mask | 3B0-3BF | Monochrome display/printer adapter |
| 080-09F | DMA page register, 74LS612 | 3C0-3CF | Enhanced graphics adapter |
| 0A0-0BF | Interrupt controller 2, 8237A-5 | 3D0-3DF | Color graphics monitor adapter |
| 0C0-0DF | DMA controller 2, 8237A-5 | 3F0-3F7 | Disk controller |
| 0F0 | Clear math coprocessor busy | 3F8-3FF | Serial port 1 |
| 0F1 | Reset math coprocessor | 6E2 & 6E3 | Data acquisition (adapter 1) |
| 0F8-0FF | Math coprocessor | 790-793 | Cluster (adapter 1) |
| 1F0-1F8 | Fixed disk | AE2 & AE3 | Data acquisition (adapter 2) |
| 200-207 | Game I/O | B90-B93 | Cluster (adapter 2) |
| 20C-20D | Reserved | EE2 & EE3 | Data acquisition (adapter 3) |
| 21F | Reserved | 1390-1393 | Cluster (adapter 3) |
| 278-27F | Parallel printer port 2 | 22E1 | GPIB (adapter 1) |
| 2B0-2DF | Alternate enhanced graphics adapter | 2390-2393 | Cluster (adapter 4) |
| 2EI | GPIB (adapter 0) | 42E1 | GPIB (adapter 2) |
| 2E2 & 2E3 | Data acquisition (adapter 0) | 62E1 | GPIB (adapter 3) |
| 2F8-2FF | Serial port 2 | 82E1 | GPIB (adapter 4) |
| 300-31F | Prototype card | A2E1 | GPIB (adapter 5) |
| 360-363 | PC network (low address) | C2E1 | GPIB (adapter 6) |
| 364-367 | Reserved | E2E1 | GPIB (adapter 7) |
| 368-36B | PC network (high address) | | |
| 36C-36F | Reserved | | |

See the entire I/O map on page 296 of your textbook.



11.3: I/O ADDRESS MAP OF x86 PCs absolute vs. linear address decoding

- In decoding addresses, either all or a selected number of them are decoded.
 - In absolute decoding, all address lines are decoded.
 - If only selected address pins are decoded, it is called linear select decoding.
- Linear select is cheaper, but creates aliases, the same port with multiple addresses.
 - If you see a large gap in the I/O address map of the x86 PC, it is due to the address aliases of the original PC.


The x86 PC

Assembly Language, Design, and Interfacing

By Muhammad Ali Mazidi, Janice Gillespie Mazidi and Danny Causey


11.3: I/O ADDRESS MAP OF x86 PCs prototype addresses 300-31FH in x86 PC

- Prototype cards at 300H-31FH can be data acquisition boards used to monitor analog signals.
 - Temperature, pressure, etc., inputs use signals on the 62-pin section of the ISA expansion slot.



11.3: I/O ADDRESS MAP OF x86 PCs 74LS138 as a decoder


 NANDs, inverters, and 74LS138 chips for decoders can be applied to I/O address decoding.





11.3: I/O ADDRESS MAP OF x86 PCs 74LS138 as IBM PC I/O address decoder


- A0 to A4 go to individual peripheral input addresses.
- A5, A6, & A7 handle output selection of outputs Y0 to Y7.
- Pins A8, A9, & AEN all must be low to enable 74LS138.
 - AEN is low only when the x86 is in control of the system bus.






11.4: PROGRAMMING & INTERFACING THE 8255

- The 8255 is a widely used 40-pin, DIP I/O chip.
 - It has three separately accessible programmed ports, A, B & C.
 - Each port can be programmed to be input or output.
 - Ports can also be changed dynamically.








11.4: PROGRAMMING & INTERFACING THE 8255 mode selection of the 8255A

- 8255 ports can be programmed in various modes.
 - The *simple I/O mode*, Mode 0, is most widely used.





fifth edition

Prentice Hall

ENDS; ELEVEN



The x86 PC

assembly language, design, and interfacing

fifth edition

MUHAMMAD ALI MAZIDI JANICE GILLISPIE MAZIDI DANNY CAUSEY