Slave Memories and Dynamic Storage Allocation

to see whether it already contains that instruction. This is done by

The use is discussed of a fast core memory of, say. 32 000 words as a above to a slower core memory of, say, one million words in such a way that in neartical cases the effective access time in nearer that of

In the biswardhic storage eveteres used at present, core memories are backed on by magnetic drams or disks which are, in their turn, backed up by magnetic tape. In these systems it is natural and offcient for information to be moved in and out of the core memory in

blocks. The situation is very different, however, when a fast core memory is backed up by a large slow core memory, since both memories are truly random access and there is no latency time problem. The time spent in transferring to the fast memory words of a programs which are not used in a subsequent running is simply wasted. I wish in this note to draw attention to the use of a fast memory as a slave memory. By a slave memory I mean one which automatirally accumulates to itself words that come from a slower main memon, and been then available for subsequent use without it being secessary for the ponalty of main memory access to be incurred again. memory, words cannot be preserved in it indefinitely, and there must be wired into the system an algorithm by which they are progressively overwritten. In favorable circumstances, however, a good proportion of the words will survive long enough to be used on subsequent occasions and a distinct gain of speed results. The actual gain depends

on the statistics of the particular situation. Slave memories have recently come into promisence as a way of reducing instruction access time in an otherwise conventional comnumer 15 A small, very birth speed memory of, say, 32 words, accuralates instructions as they are taken out of the main memory. Since instructions often occur is small loops a quite appreciable speeding up can be obtained.

One method of designing a slave memory for instructions is as follows. Suppose that the main memory has 64K words (where K =1024) and, therefore, 16 address bits, and that the slave memory has 32 words and, therefore, 5 address bits. The slave memory is constructed with a word length equal to that of the main memory plus 11 sates bits, which will be referred to as asg bits. An instruction entracted from register r of the main memory is copied into register r (read 37) of the slave memory and, at the same time, the 11 most should over him of a are conied into the 11 nor him. For example, sumpose r=10 259, that is, 320.29+19. The instruction from this register is copied into register 19 of the slave and the number 320 is copied into the tay bits of that register.

Whenever an instruction is required, the slave is first examined accessing the register that might contain the instruction [namely, register r (mod 32)], and examining the tag bits to see whether they are equal to the 11 reset significant digits of r. If they are, the instruction is taken from the slave; otherwise, it is obtained from the main memory and a copy left in the slave. If the system is to preserve full freedom for the programmer to modify instructions in the acin the slave as well as in the main memory.

LANCE SLAVE MERCRY So for the slave rejecteds has been applied to very small soner.

speed measuries associated with the control of a computer. There would, however, appear to be possibilities in the use of a normal sked core memory as a slave to a large core memory, and I will now primarily with a regenter system designed for on-line time-sharing is which a large number of oper programs are held in accritished streams. and activated, in turn, according to a sequence determined by a scheduling algorithm. When activated, each program runs until it is either completed or held up by an input/cetput wait, or until the veried of time allocated to it by the scheduling algorithm is ex-

Consider a computer in which a working memory of, nov. 32K and I us access time is backed up by a large core mercury of, say, one million words and 8-us access time. In the simplest scheme to be deseribed, programs are solit into 32K word blocks, each user making use of one or wore blocks for his property. The large core memory is namided with a base resister, which contains the starting address of the 32K block currently active. What we wish to avoid is transferring the whole block to the fast core memory every time it becomes active; this would be wasteful since chances are only a small fraction of the the program. When this happens, the word is automatically copied a firm a 1. When any reference to storage takes place the fast memory is accessed first," and, if the first tag bit is a 1, no reference is made to the large memory; this is true whether reading or writing is called for. If a word in the fast memory is changed, a second tog bit is

changed from 0 to 1. Two tag bits are all that are required in this the program in active use. When the number in the base register in changed so that a new program becomes active in the place of the see currently active (a change that is brought about by the supervisce), a was of the fast memory is initiated. Each register is exerregister. No action is similarly taken if the first tag bit is a 1 and the second tag bit is a 0. If, however, both tag hits are 1's, the word in the register under examination is copied into its appropriate place in the

Many variance of the simple where are comble. The tay bits

1024-word memory, each having 64 bits, would be suitable; such a memory could be made with an access time of about 100 ns. and would enable the promine revers to be considered more rapidly. separate program block in the main memory. Such a provision would, in principle, enable short programs belonging to a number of users to remain in the fast memory while some other over was action, being

other purpose. This would present the designer of the supervisor with problems similar to those presented by an Atlan-type system of retain 32K (or whatever the size of the fast memory may be) as the black length, but to arrange that the fast memory acts as a slave to

more than one block in the main memory, it being recognized that this that there are seven base registers, each containing an address of a register in the main memory at which a program block starts. Four tag bits are necessary, the first three containing either zeros or the number of one of the base registers. The fourth tag bit indicates

whether a word has been altered while in the slave. looks to see whether that word is to be found in the slave. This is

corresponding to the program block they arrive. If there is agree, * Kilbern, T., D. S. G. Edwards, M. J. Lanigan, and P. H. Sumaer, One bevol

done by reading the word in the appropriate place in the slave and comparing the first 3 tag bits with the number of the base register

If this is a zero, action proceeds as before, the word in the slave being overwritten by the word from the new program block. If, however, the fourth bit is a f. indicating that the word has been altered while program block. In the case of a writing operation the sequence of events is similar, except that the fourth tag bit is made into a I when a word in the slave is modified. Thus, if the seven nearways become

change the address in one of the base registers. When this barreers a scan of the slave is initiated, and all words which belong to the program block being displaced and which have a 1 in the fourth bit of

On the face of it, the scheme just outlined accesses to offer the ing too high a degree of complexity in the hardware. The author wishes to express his cratitude to Peol. R. M. Fano.

ect. He is also grateful to his colleagues in Cambridge, England, for discussions, particularly to Dr. D. J. Wheeler and N. E. Wiseman, who designed the slave memory of Atlas 2, G. Scarrot first suggested the idea of a slave memory to them.