Final Project

FRAIG:

Functionally Reduced And-Inverter Graph

資料結構與程式設計 Data Structure and Programming

12/11/2019

1

Functionally – Reduced – AIG (FRAIG)

- ◆AIG: you have learned it in HW#6
- ◆Functionally?
 - Well, AIG represents a circuit, so it represents some Boolean function.
- ◆ Reduced?
 - Reduction on AIG → Simplifying graph
 - How to simplify AIG?
- ◆Functionally Reduced?
 - (e.g.) Two functionally equivalent nodes can be merged together
 - (e.g.) Simplify circuit by constant propagation

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang


Electronic Design Automation (EDA)

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

3

3



How/What to optimize a circuit?

- Area
 - Reduce the number of gates 不放那麼滿 良率可以高一點
 - Moreover, using library cells of smaller sizes
 - → but they will have weaker driving capability
- Timing
 - Shorten the longest path
 - Additionally, insert buffers and/or enlarge the cells to increase the driving capability <mark>小的gate driving capability比較低,delay會比較大</mark>
- Power
 - Reduce the switching activities
 - Moreover, shutdown the sub-circuit that is not currently used

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

_

5

Optimization trade-offs

- In general, area, timing, and power optimizations contradict with each other
- Moreover, different stages of design flow have different granularities and complexities for circuit optimization
 - HDL (e.g. Verilog)

// algorithm

• Gate (Boolean)

// logic

Layout (transistor)

// RC network

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

6

A simplified view of circuit optimization

- ◆HDL (Verilog)
 - Architectural and algorithmic optimizations

- ◆Gate (Boolean) What FRAIG focuses!!
 - Minimize gate counts under reasonable timing and power constraints



- ◆Layout (transistor)
 - Minimize wire length for timing and power optimizations with limited area overhead




Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

7

7



Functionally Reduced AIG

In the final project, we will apply 4 different types of optimization techniques:

- 1. Unused gate sweeping
- 2. Trivial optimization (constant propagation)
- 3. Simplification by structural hash
- 4. FRAIG: Equivalence gate merging

Data Structure and Programming


Prof. Chung-Yang (Ric) Huang

9

9

Unused Gate Sweeping

◆Sweeping out those gates that are not reachable from POs.



Example: opt07.aag


Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

10

Unused Gate Sweeping

- ◆ Command: CIRSWeep
 - Can be called whenever necessary.
 - Note: do not remove unused Pls.
 - After this command, all gates except for the unused PIs will be in the DFS list.
 - Note: be sure to update the reporting for "CIRPrint -FLoating".
- ◆ In the previous example (cirp -fl):
 - Before:
 - Defined but not used: 9 10
 - Gates with floating fanin: 7
 - After:
 - Defined but not used: 1



Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

11


11


Functionally Reduced AIG

- Unused gate sweeping
- 2. Trivial optimization (constant propagation)
- 3. Simplification by structural hash
- 4. FRAIG: Equivalence gate merging

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang





Trivial optimization

- ◆ Command: CIROPTimize
 - Can be called whenever necessary
 - Scan the DFS list and perform optimization ONCE. Don't repeatedly optimize the circuit. → The latter can be achieved by calling CIROPTimize multiple times.
 - Don't perform optimization during CIRRead
- ◆ Do not remove Pls / POs
- ◆ Some UNDEF or defined-but-not-used gates may disappear!
- ◆ Some gates (with side input = constant 0) may become "defined-but-not-used".

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

15

15


Functionally Reduced AIG

- 1. Unused gate sweeping
- 2. Trivial optimization (constant propagation)
- 3. Simplification by structural hash
- 4. FRAIG: Equivalence gate merging

f1 = AND(a, b) f2 = AND(b, a)

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang



17

Structural Hash (Strash)

 Problem: How to identify two AIG gates in a circuit that have the same inputs?

[Method 1] Check for O(n²) pairs of gates

你的fanout到45,我的也到45? [Method 2] For each gate, check its fanouts

How many checks?

[Method 3] For each gate, create hash table <fanins, this gate> 如果導到同一個hash就合併 How many checks?

We will pick method 3 in our project

- You can modify your "util/myHashSet.h" to HashMap, or use stl/unordered map
- ◆ Although it is possible to perform strash during circuit parsing, we choose to make "strash" a separate command. → CIRSTRash
- Note: Order matters!! You should merge from Pls to POs (Why??)

從input掃到output才會完整(底層合併之後可能會造成上層也合併

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

18

```
Structural Hash Algorithm
♦ HashMap<HashKey, HashData> hash;
     HashKey depends on gate type & list of fanins
     HashData is Gate*
 → What if we have only AIG?
 → How about inverted match? 可以固定都存i>j
 class HashKey
   size t operator () () const { // as hash function }
   bool operator == (const HashKey& k) const {...}
 private:
  <del>-Cate *g0, *g1;</del> size_t in0, in1; 把phase的bool塞在尾巴的byte
                   // use LSB for inverted phase
HashData can be size t
For unordered map, need to define "hash" class
                          Prof. Chung-Yang (Ric) Huang
Data Structure and Programming
```

Structural Hash Algorithm

```
◆for_each_gate_from_pi_to_po(gate, hash)

// Create the hash key by gate's fanins
HashKey<...> k(...); // a function of fanins
size_t mergeGate;

if (hash.check(k, mergeGate) == true)

// mergeGate is set when found
mergeGate.merge(gate);
else hash.forceInsert(k, gate);

◆size_t ? → CirGateV

Create a wrapper class on top of a size_t!!
```

Prof. Chung-Yang (Ric) Huang

20

Data Structure and Programming

19

Notes about CIRSTRash

- ◆Perform strash only on gates in DFS list
 - Do not perform strash on gates which cannot be reached from POs
 - This is to avoid those unreachable gates appearing in DFS list
- It doesn't make sense to perform strash again before doing other optimizations
 - CIRSTRash cannot be repeated called

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

21

21

Maintaining Netlist Consistency

- ◆ Once circuit is simplified, some gates may become invalid.
 - How to maintain the netlist consistency?
 - 1. Properly re-connect fanins/fanouts
 - 2. Properly release memory (if necessary)
 - Properly update the lists in CirMgr (Note: PI/PO lists should never be changed)

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

Functionally Reduced AIG

- Unused gate sweeping
- 2. Trivial optimization
- 3. Simplification by structural hash
- 4. FRAIG: Equivalence gate merging

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

23

23

FRAIG: Merging equivalent gates

- Some gates are NOT structurally equivalent, but functionally equivalent.
 - Cannot be detected by strash
 - e.g. $ab + c \equiv (a + c)(b + c)$
- ♦ How to know two gates are functionally equivalent?
 - By simulation? (If two gates have the same value)
 - → Not quite possible, equivalence requires to 窮舉所有的input command (2^PI) enumerate "ALL input patterns" // exhaustive simulation

如果這兩個的輸出都依樣,那就是等效 =>太多了,慢

- Need "formal (mathematical) proof"!!
- → But, what to prove? O(n²) pairs?
- → By simulation!! // to check the potential equivalence 明是否真的是等效

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

FEC Pairs

- ◆ Functionally Equivalent Candidate (FEC)
 - For all simulated patterns, if two signals always have the same response, they are very likely to be equivalent.
- ◆ Properties
 - Two signals can be separated if they have different simulation responses for at least ONE input pattern 一次sim不一樣就是不同群的
 - Two paired signals can be separated by simulation, but two separated signals won't get paired again
 - Singleton signal won't be in any FEC pair anymore


如果自己一個人最特別就不會是一個group,最一開始就是大家是一個大group

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

25

25



26

group數量:1,

2

Simulation Algorithm

◆ All-gate simulation:

Perform simulation for each gate on the DFS list

void CirMgr::simulate() { for each gate(gate, dfsList) gate->simulate(); }

◆ Event-driven simulation: 下往上傳訊號,下沒變上也不會變,就不用在往上傳 Perform simulation only if any of the fanins changes value

void CirMgr::simulate() {
 for_each_PO(po, _dfsList) po->simulate(); }
bool CirAigGate::simulate() {
 Recursively simulate each fanin.
 If (no fanin has value change) return false;
 Simulate this gate;
 if (value changed) return true;
 return false;
}

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

27

27

Discussions: Simulation algorithm trade-offs

- ◆ All-gate simulation or event-driven?
- ◆ Evaluation
 - By operator? By if-else? By table lookup?
- ◆ To detect FEC pairs, how many simulation patterns are enough?
 - Stop if no new FEC pair is found?
 - (Dynamically) Controlled by "#failTimes"

連續n次沒找到就放棄

- ◆Patterns
 - Single pattern? Parallel pattern?

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang


28

Parallel-Pattern Simulation for FEC Identification

- ◆ Note: The speed overhead in bitwise operations is very small.
 - Most of the programming languages (e.g. C/C++) support "bit-wise" operations (e.g. &, |, ~ in C/C++).

◆Idea

 Using 32- or 64-bit unsigned integer to pack 32 or 64 patterns into a word



29 一次一個size_t大小的batch模擬完

How many patterns to parallelize?

- ◆ In practice, max parallelization will lead to the best simulation performance
 - Use the max "unsigned int" to store the parallel patterns (e.g. size_t in C/C++)

[Discussion]

- ◆Can we go beyond 32/64 bits?
 - e.g. 1024-bit 可以但可能需要overhead
- ◆What are the pros and cons?
- ♦ How about the FEC detection rate?

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

30

Identify FECs by Simulation

- 1. Initial: put all the signals in ONE FEC group.
- 2. Add this FEC group into fecGrps (list of FEC groups)
- 3. Randomly simulate the entire circuit
- for each(fecGrp, fecGrps):

```
Hash<SimValue, FECGroup> newFecGrps; for_each(gate, fecGrp) 一個一個加到hash
```

grp = newFecGrps.check(gate); 有了就用

if (grp != 0) // existed

grp.add(gate);

else newFecGrps.add(createNewGroup(gate)); 沒有就新增

CollectValidFecGrp(newFecGrps, fecGrp, fecGrps); 只剩一格人的group就可以丢了

5. Repeat 3-4 until no new FEC Group can be identified, or efforts exceed certain limit.

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

31

31

因為模擬(linear time)比證明(np-complete)快 所以用模擬找到需要證明的group比較划算

Mass simulation → Identify FEC pairs

How to prove/disprove the equivalence of gates in an FEC pair?

Convert it into a SAT problem!!!

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

32

Boolean Satisfiability (SAT) Problem

- ◆Given a Boolean function f(X), find an input assignment X = A such that f(A) = 1.
 - Satisfiable: if such an assignment is found
 - Unsatisfiable: if no assignment is possible
 i.e. All assignments make f(X) = 0
 - Undecided: can't find a satisfying assignment, but haven't exhaust the search
 - SAT Game: https://goo.gl/9JJVmJ
- **◆**Complexity?
 - First proven NP-complete problem by Dr. S.
 Cook in 1971 (Turing Award winner)

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

22


33

How to prove the equivalence of FEC gates?

- ◆In general, given two Boolean functions, f, g, how to check if they are equivalent?
- ◆Note:
 - SAT proves things by contraposition
 - → By showing that it is *impossible* to find an assignment to make f != g.
 - → Create a SAT problem $F \equiv (f != g)$, showing that it is unsatisfiable.
 - → Note: f!= g → an XOR gate

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang



35

FRAIG flow

1. Simulation

- a) Put all signals in the same group
- Simulate the circuit. If two signals have different simulation results, separate them into different groups
- Repeat (b) until no more signals can be distinguished, or the simulation efforts exceed a preset limit
- d) Collect the functionally equivalent candidate (FEC) pairs

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

36

FRAIG flow

- 2. For each FEC pair, call Boolean Satisfiability (SAT) engine to prove their equivalence
 - If they are equivalent, merge them together
 → remove one of them
 - If they are NOT equivalent, acquire the counter-example (CEX) that distinguishes them
 - Repeat until all the FEC pairs have been proved, or enough CEXes (2.2) have been collected → Repeat "1. Simulation"

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

37

37

In short...

- 1. Simulation identifies a group of FEC pairs
- 2. For each FEC pair, say (f, g), call SAT engine to check if (f != g) is satisfiable
- 3. If UNSAT \rightarrow f = g \rightarrow f can replace g
- 4. If SAT
 - → collect the pattern that witness (f != g)
 - → simulate again to see if it can distinguish other FEC pairs
- 5. Repeat 2 ~ 4
- → So the remaining problems are: How to call SAT engine? How to create SAT proof instance?

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

Boolean Satisfiability (SAT) Engine

- ◆An engine (i.e. a program/library/function) that can prove or disprove a Boolean Satisfiability problem
 - Called a "SAT engine" or "SAT solver"
- ◆ A well-studied CS problem, but was once generally thought as an intractable problem.
 - Many practical, powerful, and brilliant ideas were brought up by EDA researchers in early 2000 → Orders of improvement
 - → Made a revolutionary change on the applications of SAT

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

39

39

Creating Proof Instance

- ◆Proof instance: the formula under proof
- ◆Conjunctive Normal Form (CNF)
 - Most modern SAT engines represent the proof instances in CNF
 - Actually a "product of sum" representation

(a+b+c)(a'+b'+c)(a'+b+c')(a+b'+c')

Variables

Literals

Clauses

• To be satisfied, all the clauses need to be 1

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

40

Converting circuit to CNF

- ◆Each gate is assigned a variable ID
- ◆ Each gate is converted to a set of CNF clauses based on its fanin variables
 - g = AND(a, b)
 - 1. $a = 0 \rightarrow g = 0$

(a + !g)

三個constraint ,一定要都滿足 那這樣abg的關西就會是一個and gate

- 2. $b = 0 \rightarrow g = 0$
- (b + !g)
- 3. $a = 1 \& b = 1 \rightarrow g = 1$ (!a + !b + g)
- ◆ To solve (f = 1), add a (f) clause
 - SAT engine is to check if all the clauses can be satisfiable at the same time.

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

41

41

Converting circuit to CNF

◆Example:

SAT[6] = 1

(1 + !4)(3 + !4)(!1 + !3 + 4)(4 + !6)(2 + !6)(!2 + !4 + 6)

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

42

Calling SAT engine

- Create a solver object
- ◆Add clauses → proof instance
- ◆(optional) Set proof limits
- ◆Solve()!!
- → We provide a SAT interface in "sat.h"
- ◆(FYI) Incremental SAT
 - Reuse the partial learned information

之前猜錯的會記起來,所以可以算很快

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

43

43

Using SAT to prove FEC pair

```
    Create a solver object
```

SatSolver solver;
solver.initialize();

2. Create CNF for the circuit

- •For each gate in the circuit, create a variable for it
 - solver.newVar();
- •For each gate in the circuit, create CNF clauses for it
 - solver.addAigCNF(v, v1, ph1, v2, ph2);
- Remember to take care of CONST gate
- 3. Create the proof instance for $F \equiv (f!=g)$
 - Add clauses for F
 - solver.addXorCNF(FVar, fVar, fPh, gVar, gPh);
 - Call SAT to prove
 - solver.assumeRelease();
 - solver.assumeProperty(newV, true);
 - bool isSat = solver.assumpSolve(); 可能會證很久正不出死
 - getSatAssignment(solver, patterns);

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

44

Notes about FEC proof

- ◆ Order matters!!
 - Proving from Pls to POs can greatly reduce the proof effort
 - DFS or BFS? 都可以
- ◆ Don't waste SAT-generated patterns (for f != g)
 - Pack them for parallel pattern simulation
- ◆ Many FEC pairs are actually (f, 1) or (f, 0).
 - Should we do anything special for them?
- ◆ It's OK to skip some proofs. (Why?) 就沒能變這麼少gate
 - Skip it or limit the proof effort (e.g. #conflicts)
- ◆ Incremental SAT
- Balance between simulation and proof efforts

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

45

45

Some advices

- ◆ Please do not fall into 軍備競賽...
 - Although it is possible you can implement a version that is 10X faster than mine...
- ◆ It's OK that you CANNOT finish the project.
 - I don't expect many people to finish the project.
 - Think: 你的電子學有拿 100 分嗎?
- ◆ Please DO NOT spend 80% time on 20% points
 - e.g. parser error message, circuit optimization
- Always keep your code simple and straight!!
 - Always modularize your code
 - · Compile and test from time to time

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

46

46

但說不定比較快

References

- ◆ Functionally Reduced And-Inverter-Graph
 - http://www.eecs.berkeley.edu/~alanmi/publicati ons/2005/tech05_fraigs.pdf
- ◆ A System for Sequential Synthesis and Verification
 - http://www.eecs.berkeley.edu/~alanmi/abc/
- ◆ SAT solver
 - http://www.satcompetition.org/
 - http://www.princeton.edu/~chaff/publication/DA C2001v56.pdf
 - http://www.princeton.edu/~chaff/publication/cad e_cav_2002.pdf

Data Structure and Programming

Prof. Chung-Yang (Ric) Huang

47