- Shantanu Mukhopadhyay[200541793]

Task 1: Cache Efficiency Analysis

For analysis, the following benchmarks were executed and categorized as following:

benchmark name	kernel_name	kernel_ launch _uid	IPC with no cache bypassing	IPC with cache bypassing	% change of comparing the IPC with/withou t cache	benchmark category
					bypassing	
rodinia.BP	_Z22bpnn_layerforward_CU DAPfS_S_S_ii	1	670.1913	666.3648	-0.57	Cache Insensitive
rodinia.BP	_Z24bpnn_adjust_weights_c udaPfiS iS S	2	424.712	192.2678	-54.73	Cache Friendly
Rodinia.HS	_Z14calculate_tempiPfS_ S_iiiiffffff	1	701.3718	707.6299	0.89	Cache Insensitive
rodinia.LUD	Z12lud diagonalPfii	1	0.7026	0.7176	2.13	Cache Insensitive
rodinia.LUD	Z13lud perimeterPfii	2	9.2446	9.1103	-1.45	Cache Insensitive
rodinia.LUD	Z12lud internalPfii	3	501.2445	567.1572	13.15	Cache Unfriendly
rodinia.LUD	Z12lud_liternan III Z12lud_diagonalPfii	4	0.7558	0.7742	2.43	Cache Insensitive
rodinia.LUD	Z12Iud_diagonan in Z13Iud_perimeterPfii	5	10.9464	11.8102	7.89	Cache Unfriendly
rodinia.LUD	Z13lud_perimeterFiii Z12lud_internalPfii	6	497.3745	574.7466	15.56	Cache Unfriendly
		7	0.7558	0.7741		Cache Insensitive
rodinia.LUD	Z12lud_diagonalPfii	8	10.1697	10.9718	2.42	Cache
rodinia.LUD	Z13lud_perimeterPfii	9	473.0808	557.2787	7.89	Unfriendly Cache
rodinia.LUD	_Z12lud_internalPfii	10	0.7558	0.7741	17.80	Unfriendly Cache
rodinia.LUD	_Z12lud_diagonalPfii	1	217.5697	167.0066	2.42	Insensitive
ISPASS.BFS	_Z6KernelP4NodePiPbS2_S 1_S2_i	1	217.5687	167.9066	-22.83	Cache Friendly
ISPASS.BFS	_Z6KernelP4NodePiPbS2_S 1_S2_i	2	206.0139	146.9099	-28.69	Cache Friendly
ISPASS.BFS	_Z6KernelP4NodePiPbS2_S 1_S2_i	3	165.9271	112.0179	-32.49	Cache Friendly
ISPASS.BFS	_Z6KernelP4NodePiPbS2_S 1_S2_i	4	76.2236	61.3361	-19.53	Cache Friendly

	_Z6KernelP4NodePiPbS2_S	5	21.3021	36.1667		Cache
ISPASS.BFS	1_S2_i				69.78	Unfriendly
	_Z6KernelP4NodePiPbS2_S	6	22.5533	44.4395		Cache
ISPASS.BFS	1_S2_i				97.04	Unfriendly
	Z6KernelP4NodePiPbS2 S	7	46.5675	86.5094		Cache
ISPASS.BFS	1_S2_i				85.77	Unfriendly
	Z6KernelP4NodePiPbS2 S	8	354.4445	455.3303		Cache
ISPASS.BFS	1_S2_i				28.46	Unfriendly
	Z6KernelP4NodePiPbS2 S	9	473.1056	486.792		Cache
ISPASS.BFS	1_S2_i				2.89	Insensitive
ISPASS.LPS	_Z13GPU_laplace3diiiiPf	1	383.1095	408.8568		Cache
	S_				6.72	Unfriendly
ISPASS.NQU	_Z24solve_nqueen_cuda_	1	30.4185	30.7699		Cache
	kerneliiPjS_S_S_i				1.16	Insensitive

Assuming 6% range for a benchmark to be Cache Insensitive.

Cache Unfriendly Benchmark list: BFS, LPS and LUD.

NOTE: all values are stored in Task 1 folder.

Task 2: Profiling-based Cache Bypassing:

Overview:

Must run the benchmark twice:

Step 1:For the first run of the simulation, I profiled the reference frequency of addresses in the data cache within each SM using a profiler and saved the reference counter in *profile.dump* in the following format:

< SM 0, kernel 1 : addr1 ref, addr2 ref, ...addrn ref kernel 2 : addr1 ref, addr2 ref, ...addrn ref

•••

kernel n : addr1 ref, addr2 ref, ...addrn ref >

•••

< SM n, kernel 1 : addr1 ref, addr2 ref, ...addrn ref kernel 2 : addr1 ref, addr2 ref, ...addrn ref

...

kernel n : addr1 ref, addr2 ref, ...addrn ref >

Step 2:

Read the profile.dump and I check if there are any addresses with references less than 3 and bypassed them.

Implementation:

Step1: Profiling and dumping stats to profile.dump

Changes in *gpgpu-sim/shader.h* file:

```
//task 2 profiled bypass

//task 2 profiled bypass

struct RefKey {
    int sm_id;
    int kernel_id;
    unsigned addr;

bool operator<(const RefKey& other) const {
    | return std::tie(sm_id, kernel_id, addr) < std::tie(other.sm_id, other.kernel_id, other.addr);
};

extern std::map<RefKey, int> SM_Profiler;
extern std::map<RefKey, int> profile_bypass_data;

class gpgpu_context;
```

created a struct and tuple to map sm_id ,kenel_id,and addr inside a bool operator to keep maintain the order of References per SM.

These mappings were used in a hash map, so two hash maps used SM_profiler to actually get the values of the SM, kernel and addr and references data values and hash map profile_bypass_data for reading profile.dump of individual benchmarks and using this map, implemented the bypass logic.

Changes in gpgpu-sim/shader.cc

```
56  //task2
57  std::map<RefKey, int> SM_Profiler;
```

Inside memory_cycle()

```
RefKey key = {m_core->get_sid(), m_core->get_kernel()->get_uid(), access.get_addr()};

SM_Profiler[key]++;
```

m_core()->get_sid() stores the SM value and get_kernel()->get_uid() stores the Kernel id inside the SM value and get_addr()- retrieves the addr which is accessing the L1D cache and are stored in Key, reference counter for each address encountered is then incremented and saved SM Profiler hash map.

Changes in gpgpusim entrypointpoint.cc

Inside gpgpu context::print simulation time()

```
std::ofstream profile_out("profile.dump");
int last_sm = -1, last_kernel = -1;
for (const auto &entry : SM_Profiler) {
    const Refkey& key = entry.first;
    int ref = entry.second;

    if (key.sm_id != last_sm) {
        profile_out << "5M " << key.sm_id << " :\n";
        last_sm = key.sm_id;

        last_kernel = -1; // reset kernel tracker
    }
    if (key.kernel_id != last_kernel) {
        profile_out << "kernel " << key.kernel_id << " :\n";
        last_kernel = key.kernel_id;
    }

    profile_out << "addr : " << key.addr << " , ref : " << ref << " ,\n";
}
profile_out.close();</pre>
```

Used standard C++ IO stream, set a default values for last_sm value, last_kernel for end of operation.

Read each entry in SM_Profiler hash map, were key is the first entry -which contains SM ,Kernel and addr information and the second information for the key is the reference counter of the address, and are printed in the above mentioned order in profile.dump file.

Commands to run the Benchmarks:

For BFS: ./ispass-2009-BFS graph65536.txt

For LPS: ./ispass-2009-LPS

For LUD: ./lud-rodinia-3.1 -s 256 -v

After this step in each benchmark a profile.dump would be created indicating the SM, Kernel, addr and their reference counter.

Step 2: Profile based Bypass

Since the benchmarks were run once to get the profile data dumps, we can use that file to read and use that such that if a reference counter for a addr is less than 3, we just bypass cache.

Changes in gpgpusim entrypointpoint.cc

```
50  //task2
51
52  std::map<RefKey, int> profile_bypass_data;
```

Inside gpgpu_sim *gpgpusim_context::gpgpu_ptx_sim_init_perf()

```
std::ifstream profile_stat("profile.dump");
if (profile_stat.is_open())
  std::cout << "Reading Profile stats dumps" << std::endl;</pre>
  std::string line;
   // std::string data_type;
  int sm_id = -1, kernel_id = -1;// Initialize to some default values
  while (getline(profile_stat, line)) {
  if (line.find("SM") != std::string::npos) {
    sscanf(line.c_str(), "SM %d", &sm_id);
}
     } else if (line.find("kernel") != std::string::npos) {
         sscanf(line.c_str(), "kernel %d", &kernel_id);
       else if (line.find("addr") != std::string::npos)
         unsigned addr;
          int ref;
         sscanf(line.c_str(), "addr : %u , ref : %d", &addr, &ref);
RefKey key = {sm_id, kernel_id, addr};
          profile_bypass_data[key] = ref;
profile_stat.close();
std::cerr << "Unable to open profile.dump\n";</pre>
```

Again I am using C++ standard input steam, to read the profile.dump file, iterating over each line in file if Line contains SM, kernel and addr we extract them and store them to Refkey struct and this struct along with an int is set to profile bypass data.

Changes in gpgpu-sim/shader.cc

```
if (profile_bypass_data.count(key) && profile_bypass_data[key] < 3) {

inst.cache_op = CACHE_GLOBAL; // Bypass L1

054
}
```

Checked the current memory access -Refkey key exists in the profiling data map or not and if the key exists checks if the reference count for that address is less than 3 we bypass the L1D cache by change the access instructions' cache op to CACHE GLOBAL.

Then we run the benchmarks again (reads the profile.dump and implements the bypass)

For BFS: ./ispass-2009-BFS graph65536.txt

For LPS: ./ispass-2009-LPS

For LUD: ./lud-rodinia-3.1 -s 256 -v

NOTE: All the profile.dump files for each benchmark are stored in Task 2/Profiled data

All output files with and without bypass are stored in Task 2/ Output Files

Output files with bypass are named benchmark profile.txt

and output files without bypass are named benchmark.txt

and the modified files are stored in Task2/Modified Files

Results:

Run on BFS and LPS and LUD(cache unfriendly) on SM7 QV100 configuration:

		IPC without Profiled		% change in
Benchmark	Kernel	bypass	IPC with Profile Bypass	IPC
BFS	5	87.2392	87.7643	0.601908
BFS	6	86.6631	83.9124	-3.17402
BFS	7	145.4857	133.107	-8.50853
BFS	8	229.1067	201.9134	-11.8693
LPS	1	638.116	667.4357	4.594729
LUD	3	712.5299	721.2603	1.225268
LUD	5	13.6126	14.3418	5.356802
LUD	8	12.6459	13.3236	5.359049
LUD	9	556.1233	557.6649	0.277205

For BFS: we see mostly that the IPC after profile based bypass has rather decreased a bit except in kernel 5 where we see minute increase in IPC.

For LPS and LUD: We can see some considerable increase in IPC for the kernels which were cache unfriendly as we saw in our previous run in task1 which is good improvement.

Task 3: Experiment with different cache replacement policies

To execute this change in gpgusim.config we change LRU (L) to FIFO(F) in the L1D cache.

-gpgpu_cache:dl1 N:32:128:4,L:L:m:N:H,S:64:8,8

To

-gpgpu_cache:dl1 N:32:128:4,**F**:L:m:N:H,S:64:8,8

benchmark name	kernel_name	kernel_ launch _uid	IPC with LRU	IPC with FIFO	percentage change of comparing the IPC of LRU vs FIFO	benchmark category
						Cache
rodinia.LUD	_Z12lud_diagonalPfii	1	0.7026	0.7026	0.00	Insensitive
						Cache
rodinia.LUD	_Z13lud_perimeterPfii	2	9.2446	9.2446	0.00	Insensitive
						Cache
rodinia.LUD	_Z12lud_internalPfii	3	501.2445	496.1378	-1.02	Unfriendly
						Cache
rodinia.LUD	_Z12lud_diagonalPfii	4	0.7558	0.7558	0.00	Insensitive
						Cache
rodinia.LUD	_Z13lud_perimeterPfii	5	10.9464	10.9464	0.00	Unfriendly

rodinia.LUD	Z12lud internalPfii	6	497.3745	498.8101	0.29	Cache Unfriendly
Todilla.LOD	Ziziud internan m	0	491.3143	770.0101	0.29	Cache
rodinia.LUD	Z12lud diagonalPfii	7	0.7558	0.7558	0.00	Insensitive
Tourna.ECD			0.7550	0.7550	0.00	Cache
rodinia.LUD	Z13lud perimeterPfii	8	10.1697	10.1697	0.00	Unfriendly
						Cache
rodinia.LUD	_Z12lud_internalPfii	9	473.0808	463.917	-1.94	Unfriendly
						Cache
rodinia.LUD	_Z12lud_diagonalPfii	10	0.7558	0.7558	0.00	Insensitive
	Z6KernelP4NodePiPbS2 S1 S					Cache
ISPASS.BFS		1	217.5687	217.5687	0.00	Friendly
	_Z6KernelP4NodePiPbS2_S1_S					Cache
ISPASS.BFS	i	2	206.0139	206.0139	0.00	Friendly
	_Z6KernelP4NodePiPbS2_S1_S					Cache
ISPASS.BFS	2_i	3	165.9271	165.9271	0.00	Friendly
	_Z6KernelP4NodePiPbS2_S1_S					Cache
ISPASS.BFS	2_i	4	76.2236	74.2745	-2.56	Friendly
	_Z6KernelP4NodePiPbS2_S1_S					Cache
ISPASS.BFS	2_i	5	21.3021	20.9452	-1.68	Unfriendly
	_Z6KernelP4NodePiPbS2_S1_S					Cache
ISPASS.BFS	2_i	6	22.5533	22.6421	0.39	Unfriendly
	_Z6KernelP4NodePiPbS2_S1_S					Cache
ISPASS.BFS	2_i	7	46.5675	47.1472	1.24	Unfriendly
	_Z6KernelP4NodePiPbS2_S1_S					Cache
ISPASS.BFS	2_i	8	354.4445	369.4767	4.24	Unfriendly
100 100 500	_Z6KernelP4NodePiPbS2_S1_S	-	450 1051	450		Cache
ISPASS.BFS	2_i	9	473.1056	473.6455	0.11	Insensitive
4	Z22bpnn_layerforward_CUDA	_				Cache
rodinia.BP	PfS_S_S_ii	1	670.1913	670.1913	0.00	Insensitive
	_Z24bpnn_adjust_weights_cuda					Cache
rodinia.BP	PfiS_iS_S_	2	424.712	421.7699	-0.69	Friendly

While comparing LRU vs FIFO replacement policy, we see that amongst the benchmarks run in Task 1 with config SM2_GX480(also used in this task), only few kernels are sensitive to FIFO replacement policy and the dip and rise of those kernel's IPC were small.

Some secondary stats to explain this could be stated below:

Benchmark	kerne l id	Rep Policy	L1D Total Accesse s	L1D Miss Rate	read_globa l	write_globa l	load_ins n	store_ins	IPC
				0.596					501.244
rodinia.LUD	3	LRU	15616	3	9204	4080	184576	65280	5
				0.591					496.137
rodinia.LUD	3	FIFO	15616	5	9145	4080	184576	65280	8
				0.622					473.080
rodinia.LUD	9	LRU	41171	8	25308	10787	486144	172592	8

				0.622					
rodinia.LUD	9	FIFO	41171	3	25241	10787	486144	172592	463.917
				0.537					
ISPASS.BFS	4	LRU	53460	1	12428	16750	293207	18227	76.2236
				0.550					
ISPASS.BFS	4	FIFO	54192	6	13288	17026	293903	18639	74.2745
				0.842					
ISPASS.BFS	5	LRU	516193	4	229538	206662	873432	303266	21.3021
ISPASS.BFS	5	FIFO	520218	0.844	232308	208127	878528	305700	20.9452
				0.858					
ISPASS.BFS	7	LRU	1216761	6	653484	393846	1929022	647948	46.5675
				0.859					
ISPASS.BFS	7	FIFO	1213958	3	653076	392769	1926555	646461	47.1472
				0.857					354.444
ISPASS.BFS	8	LRU	1219223	5	654203	393947	1994871	648049	5
				0.858					369.476
ISPASS.BFS	8	FIFO	1216500	2	654203	392880	1992474	646574	7

rodinia.LUD – Kernel 3: IPC **drops with FIFO:** Despite stable stats, temporal locality degradation due to FIFO caused minor IPC dip.

rodinia.LUD – Kernel 9: IPC drops IPC drop due to loss of effective reuse under FIFO for critical data even though quantitative stats don't diverge much.

ISPASS.BFS – **Kernel 4**: IPC drops Memory pressure increase under FIFO \rightarrow longer memory latency exposure \rightarrow IPC dip.

ISPASS.BFS – **Kernel 5**: IPC **drops** Even slight memory traffic increase \rightarrow reduced warp throughput \rightarrow IPC down.

ISPASS.BFS – **Kernel 7**: IPC rises Reduced memory ops despite higher miss rate = more active warps, better IPC.

ISPASS.BFS – **Kernel 8**: IPC rises Store pressure relief → memory latency reduction → more warps execute → IPC boost

On average, LRU performs better than FIFO, as it exploits temporal locality more effectively. While FIFO simply evicts the oldest entry regardless of usage, LRU evicts the least recently accessed entry, which is more likely to be truly unused. This leads to fewer unnecessary evictions of frequently accessed data, resulting in lower miss rates and improved IPC in many workloads. Although LRU may introduce slight hardware overhead due to tracking recent usage, the performance benefits often justify its use, especially in cache-sensitive applications, since it better uses temporal locality.

NOTE: All the files for FIFO execution are present in Task 3/Benchmark folder and to compare with LRU execution we can use the files generated in task1