# Report-1

Shantonu Debnath Department of CST, IIEST, Shibpur

# Task: Implement adaptive cache replacement in Gem5

# **Components:**

- 1. Gem5
- 2. Python3
- 3. Crosstool
- 4. arm\_gcc
- 5. Benchmarks

#### **Process:**

- 1. For implement I used two cache replacement policy. One is Optimal cache replacement and another is FIFO.
- 2. Used slave port of memory.
- 3. Used Gem5 mode: Syscall emulation mode
- 4. I write the implementation code in c language.

#### Here the code:

```
#include<stdio.h>
#include<stdlib.h>
#include<string.h>
int nframes=3;
int optimal(int x[],int y)
int frames[10], pages[30], temp[10], f1, f2, f3, i, j, k, pos, max,
printf("Cache replacement policy is optimal");
for(i = 0; i < y; ++i){
pages[i]=x[i];
for(i = 0; i < nframes; ++i)
 frames[i] = -1;
for(i = 0; i < y; ++i){
f1 = f2 = 0;
for(j = 0; j < nframes; ++j){
if(frames[j] == pages[i]){
f1 = f2 = 1;
break;
```

```
} }
if(f1 == 0){
for(j = 0; j < nframes; ++j){
if(frames[j] == -1){}
faults++;
frames[j] = pages[i];
f2 = 1;
break;
} } }
if(f2 == 0){
f3 = 0;
for(j = 0; j < nframes; ++j){
temp[j] = -1;
for(k = i + 1; k < y; ++k){
if(frames[j] == pages[k]){
temp[j] = k;
break;
} } }
for(j = 0; j < nframes; ++j){
if(temp[j] == -1){
pos = j;
f3 = 1;
break;
} }
if(f3 == 0){max = temp[0]};
pos = 0;
for(j = 1; j < nframes; ++j){
if(temp[j] > max){
max = temp[j];
pos = j;
} } }
frames[pos] = pages[i];
faults++;
}
printf("\n");
for(j = 0; j < nframes; ++j){
printf("%d\t", frames[j]);
printf("\nTotal Page Faults = \%d\n", faults);
return(y-faults);
int fifo(int x[],int y)
 int frame[30],page[100];
int i,j,k,flag=0,pfault=0,pos=0;
printf("Cache replacement policy is fifo");
for(i=0;i<nframes;i++)</pre>
frame[i]=-1;
  for(i=0;i< y;i++){}
     page[i]=x[i];
  }
  for(i=0;i<y;i++){
     flag=0;
     for(j=0;j<nframes;j++){</pre>
         if(frame[j]==page[i]){}
          printf("\n Hit: ");
          flag=1;
          break;
         }
     if(flag==0){
      frame[pos]=page[i];
```

```
pos++;
      printf("\n Fault: ");
      pfault++;
      if(pos>=nframes)
      pos=0;
    for(k=0;k<nframes;k++)</pre>
    printf("%d\t",frame[k]);
  printf("\nNumber of page fault is: %d \n",pfault);
  return(y-pfault);
int main()
 int c,k=0,m=0,i,a[150],b[20],l,hits,total accesses;
 float hit_ratio=0.0,prev_hit_ratio;
 char cache_repl_policy[10]="optimal";
 srand(time(0));
 for(c=0;c<100;c++)
   a[c]=rand()%10;
 while(c>0)
   l=0;
   for(i=k;i<k+10;i++)
     b[l++]=a[i];
   total_accesses=l;
   if(strcmp(cache_repl_policy,"optimal")==0)
   {
     hits=optimal(b,10);
   else if(strcmp(cache_repl_policy,"fifo")==0)
     hits=fifo(b,10);
   prev hit ratio=hit ratio;
   hit_ratio=(float)hits/total_accesses;
   printf("previous hit ratio is %.1f and current hit ratio is %.1f\n",prev_hit_ratio,hit_ratio);
  if(c==100)
      m++;
      k=m*10;
      c=c-10;
      continue;
   if(total_accesses%10 == 0)
      if(hit_ratio<prev_hit_ratio&&(strcmp(cache_repl_policy,"optimal")==0))
        strcpy(cache_repl_policy,"fifo");
      else if(hit_ratio<prev_hit_ratio&&(strcmp(cache_repl_policy,"fifo")==0))
        strcpy(cache_repl_policy,"optimal");
    }
   m++;
   k=m*10;
   c=c-10;
 return 0;
```

- 3. Here I used random input.
- 4. Now I run this code in gem5 but for run the code first we need to install crosstool for run c code.

Wget http://www.m5sim.org/dist/current/alpha\_crosstool.tar.bz2 tar xjf alpha -crosstool.tar.bz2

5. Then I make the .c file to binary file.

```
gcc adc.c -o acd
```

- 6. Now the file is ready for run use Gem5
- 7. In this implement process I use CPU model X86 and the configuration file se.py

build/X86/gem5.opt configs/example/se.py -c acd

### Output:

```
shantonu@shantonu:~/gem5$ build/X86/gem5.opt configs/example/se.py -c acd
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 21.0.0.0
gem5 compiled Jun 14 2021 16:00:49
gem5 started Jun 18 2021 13:38:32
gem5 executing on shantonu, pid 3042
command line: build/X86/gem5.opt configs/example/se.py -c acd
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.master is deprecated. 'master' is now called 'mem side ports'
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
Global frequency set at 100000000000 ticks per second
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
0: system.remote_gdb: listening for remote gdb on port 7000
**** REAL SIMULATION ****
info: Entering event queue @ 0. Starting simulation...
warn: ignoring syscall access(...)
warn: ignoring syscall access(...)
warn: ignoring syscall access(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
info: Increasing stack size by one page.
Cache replacement policy is optimal
3
        -1
                 -1
3
        -1
                 -1
3
                 -1
3
                 -1
3
                 0
```

2	7	0
2	7	0
9	7	0
1	7	0

#### Total Page Faults = 7

previous hit ratio is 0.0 and current hit ratio is 0.3

Cache replacement policy is optimal

6	-1	-1
6	8	-1
6	8	9
0	8	9
0	8	9
0	8	9
0	5	9 9 9
0	5 3 3	9
0	3	9
0	3	9

#### Total Page Faults = 6

previous hit ratio is 0.3 and current hit ratio is 0.4

Cache replacement policy is optimal

8	-1	-1
8	7	-1
8	7	5
8	2	5
8	6	5
8	6	5
8	6	5
8	6	5
3 7	6	5
7	6	5

#### Total Page Faults = 7

previous hit ratio is 0.4 and current hit ratio is 0.3

Cache replacement policy is fifo

Fault: 5-1 -1 Fault: 58 -1 Fault: 58 2 2 Fault: 48 Fault: 46 2 Fault: 46 3 Fault: 26 3 Fault: 20 3 5 Fault: 20 Hit: 2 0

Number of page fault is: 9

previous hit ratio is 0.3 and current hit ratio is 0.1

Cache replacement policy is optimal

1	-1	-1
1	3	-1
1	3	2
1	3	2
4	3	2
4	3	2
4	3	2
4	9	2
4	9	2
4	9	2

Total Page Faults = 5

previous hit ratio is 0.1 and current hit ratio is 0.5

Cache replacement policy is optimal

```
4
                 -1
        -1
4
        8
                 -1
4
        8
                 1
9
        8
                 1
2
        8
                 1
7
        8
7
        5
                 1
7
        5
                 1
7
        5
                 1
        5
0
                 1
```

#### Total Page Faults = 8

previous hit ratio is 0.5 and current hit ratio is 0.2

Cache replacement policy is fifo

Number of page fault is: 6

previous hit ratio is 0.2 and current hit ratio is 0.4

Cache replacement policy is fifo

Fault: 5-1 -1 Fault: 50 -1 Fault: 50 Fault: 70 Fault: 72 Fault: 72 Hit: 7 2 Fault: 82 Fault: 83 Hit: 8 3 

Number of page fault is: 8

previous hit ratio is 0.4 and current hit ratio is 0.2

Cache replacement policy is optimal

### Total Page Faults = 6

previous hit ratio is 0.2 and current hit ratio is 0.4

Cache replacement policy is optimal

6	-1	-1
6	7	-1
6	7	-1
6	7	9
6	1	9
6	1	3
6	1	3 3 3
6	1	3
6	1	3

Total Page Faults = 6 previous hit ratio is 0.4 and current hit ratio is 0.4 Exiting @ tick 531097000 because exiting with last active thread context

# It's working fine.

## 8. I find the simulation out in m5out/stats.txt file

		t in m5out/stats.txt file
Begin Simulation S		
simSeconds	0.000531	# Number of seconds simulated (Second)
simTicks	531097000	# Number of ticks simulated (Tick)
finalTick	531097000	# Number of ticks from beginning of simulation (restored from checkpoints and never reset)
(Tick)		
simFreq	1000000000000	# The number of ticks per simulated second ((Tick/Second))
hostSeconds	0.58	# Real time elapsed on the host (Second)
hostTickRate	922925553	# The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory	686440	# Number of bytes of host memory used (Byte)
simInsts	463082	# Number of instructions simulated (Count)
simOps	900315	# Number of ops (including micro ops) simulated (Count)
hostInstRate	804592	# Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate	1564251	# Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock	1000	# Clock period in ticks (Tick)
system.cpu.numCycles	1062195	# Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItems		# Number of work items this cpu started (Count)
system.cpu.numWorkItems		# Number of work items this cpu completed (Count)
system.cpu.exec_context.th	•	
system.cpu.exec_context.th	_	* *
system.cpu.exec_context.th		
system.cpu.exec_context.th		
system.cpu.exec_context.th		
system.cpu.exec_context.th		11720 # Number of times a function call or return occured (Count)
system.cpu.exec_context.th		· · · · · · · · · · · · · · · · · · ·
		78070 # Number of integer instructions (Count)
system.cpu.exec_context.th	_	# Number of float instructions (Count)  # Number of float instructions (Count)
system.cpu.exec_context.th: system.cpu.exec_context.th:		0 # Number of vector instructions (Count)
		1716941 # Number of times the integer registers were read (Count)
system.cpu.exec_context.th	•	
system.cpu.exec_context.th	•	
system.cpu.exec_context.th		
system.cpu.exec_context.th		
system.cpu.exec_context.th	•	· · · · · · · · · · · · · · · · · · ·
system.cpu.exec_context.th	•	• • • • • • • • • • • • • • • • • • • •
system.cpu.exec_context.th		· · · · · · · · · · · · · · · · · · ·
system.cpu.exec_context.th system.cpu.exec_context.th		1 0 ,
system.cpu.exec_context.th	•	· · · ·
system.cpu.exec_context.th	•	180196 # Number of memory refs (Count)
system.cpu.exec_context.th		121036 # Number of load instructions (Count)
system.cpu.exec_context.th		59160 # Number of store instructions (Count)
system.cpu.exec_context.th		0.002000 # Number of idle cycles (Cycle)
system.cpu.exec_context.th		
system.cpu.exec_context.th		1.000000 # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.th		000000 # Percentage of idle cycles (Ratio)
system.cpu.exec_context.th	_	104115 # Number of branches fetched (Count)
system.cpu.exec_context.th		
system.cpu.exec_context.th	_	` ,
system.cpu.exec_context.th		
system.cpu.exec_context.th		
system.cpu.exec_context.th		VI ,
system.cpu.exec_context.th		V ,
system.cpu.exec_context.th		**
system.cpu.exec_context.th		
system.cpu.exec_context.th	_	VI ,
system.cpu.exec_context.th		VI 1
system.cpu.exec_context.th		· ·
system.cpu.exec_context.th		· ,
system.cpu.exec_context.th	_	VI ,
system.cpu.exec_context.th		

```
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc
                                                                           0
                                                                               0.00%
                                                                                       79.98% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv
                                                                          0.00%
                                                                                   79.98% # Class of executed instruction. (Count)
                                                                                    79.98% # Class of executed instruction. (Count)
system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdSqrt
                                                                      0
                                                                           0.00%
system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdFloatAdd
                                                                                0.00%
                                                                                         79.98% # Class of executed instruction. (Count)
                                                                           0
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu
                                                                                        79.98% # Class of executed instruction. (Count)
                                                                           0
                                                                               0.00%
                                                                                         79.98% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp
                                                                           0
                                                                                0.00%
system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdFloatCvt
                                                                          96
                                                                                0.01%
                                                                                         79.99% # Class of executed instruction. (Count)
system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdFloatDiv
                                                                                0.00%
                                                                                         79.99% # Class of executed instruction. (Count)
                                                                          10
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc
                                                                            0
                                                                                0.00%
                                                                                         79.99% # Class of executed instruction. (Count)
                                                                                0.00%
                                                                                         79.99% # Class of executed instruction. (Count)
system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdFloatMult
                                                                            0
system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdFloatMultAcc
                                                                                    0.00\%
                                                                                             79.99% # Class of executed instruction. (Count)
                                                                           0
                                                                                         79.99% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt
                                                                                0.00%
svstem.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd
                                                                             0
                                                                                  0.00%
                                                                                          79.99% # Class of executed instruction. (Count)
                                                                                 0.00%
                                                                                          79.99% # Class of executed instruction. (Count)
system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdReduceAlu
                                                                             0
system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdReduceCmp
                                                                              0
                                                                                  0.00%
                                                                                           79.99% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd
                                                                                                79.99% # Class of executed instruction. (Count)
system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdFloatReduceCmp
                                                                                       0.00%
                                                                                                79.99% # Class of executed instruction.
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes
                                                                          0.00%
                                                                                   79.99% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix
                                                                              0.00%
                                                                                       79.99% # Class of executed instruction. (Count)
                                                                          0
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash
                                                                                0.00%
                                                                                         79.99% # Class of executed instruction. (Count)
system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdSha1Hash2
                                                                                  0.00\%
                                                                                           79.99% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash
                                                                              0
                                                                                   0.00%
                                                                                            79.99% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2
                                                                                   0.00%
                                                                                             79.99% # Class of executed instruction. (Count)
                                                                               0
                                                                                          79.99% # Class of executed instruction. (Count)
                                                                             0
                                                                                 0.00%
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3
                                                                                  0.00%
                                                                                           79.99% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu
                                                                              0.00%
                                                                                        79.99% # Class of executed instruction. (Count)
                                                                              12.96%
                                                                                        92.95% # Class of executed instruction. (Count)
system.cpu.exec\_context.thread\_0.statExecutedInstType::MemRead
                                                                    116720
system.cpu.exec\_context.thread\_0.statExecutedInstType::MemWrite
                                                                     57053
                                                                               6.34%
                                                                                        99.29% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead
                                                                                  0.48%
                                                                                           99.77% # Class of executed instruction. (Count)
                                                                          4316
                                                                                   0.23%
                                                                                           100.00% # Class of executed instruction. (Count)
system.cpu.exec\_context.thread\_0.statExecutedInstType::FloatMemWrite
                                                                           2107
                                                                      0
                                                                           0.00% 100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch
                                                                         0
                                                                             0.00%
                                                                                     100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total
                                                                                   # Class of executed instruction. (Count)
                                                              # Clock period in ticks (Tick)
system.cpu.interrupts.clk_domain.clock
                                            8000
                                         121067
system.cpu.mmu.dtb.rdAccesses
                                                             # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses
                                          59176
                                                             # TLB accesses on write requests (Count)
                                          157
                                                           # TLB misses on read requests (Count)
system.cpu.mmu.dtb.rdMisses
system.cpu.mmu.dtb.wrMisses
                                           29
                                                           # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 531097000
                                                                                                       # Cumulative time (in ticks) in various
power states (Tick)
system.cpu.mmu.itb.rdAccesses
                                           0
                                                          # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses
                                         624962
                                                             # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses
                                                         # TLB misses on read requests (Count)
                                          179
                                                           # TLB misses on write requests (Count)
system.cpu.mmu.itb.wrMisses
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 531097000
                                                                                                       # Cumulative time (in ticks) in various
power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON
                                                    531097000
                                                                             # Cumulative time (in ticks) in various power states (Tick)
                                                         # Number of Instructions committed (Count)
system.cpu.thread 0.numInsts
system.cpu.thread_0.numOps
                                           0
                                                         # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs
                                              0
                                                             # Number of Memory References (Count)
system.cpu.workload.numSyscalls
                                           159
                                                            # Number of system calls (Count)
system.cpu\_clk\_domain.clock
                                                           # Clock period in ticks (Tick)
                                          500
system.cpu_voltage_domain.voltage
                                             1
                                                            # Voltage in Volts (Volt)
                                       0.000000000000
system.mem_ctrls.priorityMinLatency
                                                                     # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency
                                        0.000000000000
                                                                     # per QoS priority maximum request to response latency (Second)
                                                                  # Number of turnarounds from READ to WRITE (Count)
system.mem ctrls.numReadWriteTurnArounds
system.mem_ctrls.numWriteReadTurnArounds
                                                   0
                                                                  # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState
                                              0
                                                             # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState
                                              0
                                                             # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs
                                          0
                                                         # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs
                                          0
                                                         # Number of write requests accepted (Count)
system.mem ctrls.readBursts
                                          0
                                                         # Number of controller read bursts, including those serviced by the write queue (Count)
                                          0
                                                         # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.writeBursts
system.mem_ctrls.servicedByWrQ
                                              0
                                                            # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts
                                              0
                                                             # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs
                                                 0
                                                                # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen
                                          0.00
                                                            # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen
                                                            # Average write queue length when enqueuing ((Count/Tick))
                                           0.00
system.mem ctrls.numRdRetry
                                            0
                                                           # Number of times read queue was full causing retry (Count)
                                                           # Number of times write queue was full causing retry (Count)
system.mem ctrls.numWrRetry
                                            0
system.mem_ctrls.readPktSize::0
                                           0
                                                          # Read request sizes (log2) (Count)
                                           0
                                                          # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1
system.mem ctrls.readPktSize::2
                                           0
                                                          # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3
                                           0
                                                          # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4
                                           0
                                                          # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5
                                           0
                                                          # Read request sizes (log2) (Count)
system.mem\_ctrls.readPktSize{::}6
                                           0
                                                          # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0
                                            0
                                                          # Write request sizes (log2) (Count)
```

```
system.mem_ctrls.writePktSize::1
                                                          # Write request sizes (log2) (Count)
system.mem ctrls.writePktSize::2
                                           0
                                                          # Write request sizes (log2) (Count)
                                           0
system.mem_ctrls.writePktSize::3
                                                          # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4
                                           0
                                                          # Write request sizes (log2) (Count)
                                            0
system.mem_ctrls.writePktSize::5
                                                          # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6
                                           0
                                                          # Write request sizes (log2) (Count)
                                            0
system.mem_ctrls.rdQLenPdf::0
                                                          # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1
                                            0
                                                           # What read queue length does an incoming req see (Count)
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2
                                            0
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem ctrls.rdOLenPdf::3
system.mem_ctrls.rdQLenPdf::4
                                            0
                                                           # What read queue length does an incoming req see (Count)
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5
system.mem ctrls.rdOLenPdf::6
                                            0
                                                           # What read queue length does an incoming req see (Count)
                                            0
system.mem_ctrls.rdQLenPdf::7
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11
                                            0
                                                           # What read queue length does an incoming req see (Count)
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12
system.mem_ctrls.rdQLenPdf::13
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15
                                            0
                                                           # What read queue length does an incoming req see (Count)
                                            0
system.mem_ctrls.rdQLenPdf::16
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17
                                            0
                                                           # What read queue length does an incoming req see (Count)
                                            0
system.mem_ctrls.rdQLenPdf::18
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20
                                            0
                                                           # What read queue length does an incoming req see (Count)
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21
                                            0
system.mem_ctrls.rdQLenPdf::22
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23
                                            0
                                                           # What read queue length does an incoming req see (Count)
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24
                                            0
system.mem ctrls.rdOLenPdf::25
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27
                                            0
                                                           # What read queue length does an incoming req see (Count)
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem ctrls.rdOLenPdf::28
system.mem_ctrls.rdQLenPdf::29
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30
                                            0
                                                           # What read queue length does an incoming req see (Count)
system.mem ctrls.rdQLenPdf::31
                                            0
                                                           # What read queue length does an incoming req see (Count)
                                            0
system.mem_ctrls.wrQLenPdf::0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1
                                            0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2
                                            0
                                                           # What write queue length does an incoming req see (Count)
                                            0
system.mem ctrls.wrOLenPdf::3
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4
                                            0
                                                           # What write queue length does an incoming req see (Count)
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6
                                            0
system.mem ctrls.wrOLenPdf::7
                                            0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8
                                            0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9
                                            0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrOLenPdf::10
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13
                                             0
                                                            # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::14
                                                            # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::15
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16
                                                            # What write queue length does an incoming req see (Count)
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::17
system.mem_ctrls.wrQLenPdf::18
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19
                                             0
                                                            # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::20
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::24
                                             0
                                                            # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::25
                                                            # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::26
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28
                                             0
                                                            # What write queue length does an incoming req see (Count)
                                             0
system.mem ctrls.wrOLenPdf::29
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30
                                             0
                                                            # What write queue length does an incoming req see (Count)
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::31
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::32
                                             0
system.mem_ctrls.wrQLenPdf::33
                                                            # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::34
                                                            # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::35
                                             0
                                                            # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::36
                                                            # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::37
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39
                                             0
                                                            # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40
                                                            # What write queue length does an incoming req see (Count)
```

```
system.mem_ctrls.wrQLenPdf::41
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem ctrls.wrOLenPdf::42
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49
                                             0
system.mem ctrls.wrOLenPdf::50
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::52
                                                           # What write queue length does an incoming req see (Count)
system.mem ctrls.wrOLenPdf::53
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56
                                                           # What write queue length does an incoming req see (Count)
system.mem ctrls.wrOLenPdf::57
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::61
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                                           # Total number of bytes read from write queue (Byte)
system.mem ctrls.bytesReadWrO
                                             0
                                                          # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesReadSys
                                           0
system.mem_ctrls.bytesWrittenSys
                                            0
                                                           # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys
                                        0.00000000
                                                                # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys
                                        0.00000000
                                                                # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap
                                        0
                                                       # Total gap between requests (Tick)
                                                         # Average gap between requests ((Tick/Count))
system.mem_ctrls.avgGap
                                        nan
system.mem_ctrls.dram.bytesRead::cpu.inst
                                            4999280
                                                                  # Number of bytes read from this memory (Byte)
system.mem ctrls.dram.bytesRead::cpu.data
                                             726552
                                                                  # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total
                                          5725832
                                                                # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst
                                                4999280
                                                                      # Number of instructions bytes read from this memory (Byte)
                                             4999280
system.mem ctrls.dram.bytesInstRead::total
                                                                  # Number of instructions bytes read from this memory (Byte)
                                                399928
system.mem_ctrls.dram.bytesWritten::cpu.data
                                                                     # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total
                                            399928
                                                                 # Number of bytes written to this memory (Byte)
                                             624910
                                                                  # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst
system.mem_ctrls.dram.numReads::cpu.data
                                              121017
                                                                  # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total
                                            745927
                                                                # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu.data
                                               59165
                                                                  # Number of write requests responded to by this memory (Count)
                                            59165
                                                               # Number of write requests responded to by this memory (Count)
system.mem ctrls.dram.numWrites::total
                                          9413120390
system.mem_ctrls.dram.bwRead::cpu.inst
                                                                   # Total read bandwidth from this memory ((Byte/Second))
                                          1368021284
system.mem_ctrls.dram.bwRead::cpu.data
                                                                   # Total read bandwidth from this memory ((Byte/Second))
                                        10781141675
                                                                  # Total read bandwidth from this memory ((Byte/Second))
system.mem ctrls.dram.bwRead::total
system.mem_ctrls.dram.bwInstRead::cpu.inst 9413120390
                                                                      # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total 9413120390
                                                                   # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu.data
                                           753022518
                                                                   # Write bandwidth from this memory ((Byte/Second))
                                         753022518
system.mem_ctrls.dram.bwWrite::total
                                                                 # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst
                                         9413120390
                                                                  # Total bandwidth to/from this memory ((Byte/Second))
                                                                   # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data
                                         2121043802
                                                                  # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total
                                       11534164192
                                                           # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.readBursts
                                            0
system.mem_ctrls.dram.writeBursts
                                            0
                                                           # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0
                                                0
                                                               # Per bank write bursts (Count)
system.mem\_ctrls.dram.\bar{p}erBankRdBursts::1
                                                0
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2
                                                0
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3
                                                 0
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4
                                                 0
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5
                                                0
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6
                                                0
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7
                                                0
                                                               # Per bank write bursts (Count)
                                                 0
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8
system.mem_ctrls.dram.perBankRdBursts::9
                                                 0
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10
                                                  0
                                                                # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11
                                                  0
                                                                # Per bank write bursts (Count)
                                                  0
                                                                # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12
system.mem_ctrls.dram.perBankRdBursts::13
                                                  0
                                                                # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14
                                                  0
                                                                # Per bank write bursts (Count)
system.mem ctrls.dram.perBankRdBursts::15
                                                  0
                                                                # Per bank write bursts (Count)
                                                 0
system.mem_ctrls.dram.perBankWrBursts::0
                                                               # Per bank write bursts (Count)
system.mem\_ctrls.dram.perBankWrBursts{::}1
                                                 0
                                                               # Per bank write bursts (Count)
                                                 0
system.mem_ctrls.dram.perBankWrBursts::2
                                                               # Per bank write bursts (Count)
                                                 0
system.mem_ctrls.dram.perBankWrBursts::3
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4
                                                 0
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5
                                                 0
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6
                                                 0
                                                               # Per bank write bursts (Count)
                                                 0
system.mem_ctrls.dram.perBankWrBursts::7
                                                               # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8
                                                 0
                                                               # Per bank write bursts (Count)
```

```
system.mem_ctrls.dram.perBankWrBursts::9
                                                 0
                                                                # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10
                                                  0
                                                                 # Per bank write bursts (Count)
                                                                 # Per bank write bursts (Count)
system.mem\_ctrls.dram.perBankWrBursts{::}11
                                                  0
system.mem_ctrls.dram.perBankWrBursts::12
                                                  0
                                                                 # Per bank write bursts (Count)
                                                  0
system.mem_ctrls.dram.perBankWrBursts::13
                                                                 # Per bank write bursts (Count)
system.mem\_ctrls.dram.\overset{\text{-}}{per}BankWrBursts::14
                                                  0
                                                                 # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15
                                                  0
                                                                 # Per bank write bursts (Count)
                                                          # Total ticks spent queuing (Tick)
system.mem\_ctrls.dram.totQLat
system.mem ctrls.dram.totBusLat
                                            0
                                                           # Total ticks spent in databus transfers (Tick)
                                               0
                                                              # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem ctrls.dram.totMemAccLat
system.mem_ctrls.dram.avgQLat
                                                            # Average queueing delay per DRAM burst ((Tick/Count))
                                           nan
                                                             # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat
                                            nan
system.mem_ctrls.dram.avgMemAccLat
                                                                # Average memory access latency per DRAM burst ((Tick/Count))
                                               nan
                                                             # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.readRowHits
                                              0
system.mem_ctrls.dram.writeRowHits
                                              0
                                                             # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate
                                                                # Row buffer hit rate for reads (Ratio)
                                               nan
system.mem_ctrls.dram.writeRowHitRate
                                                                # Row buffer hit rate for writes (Ratio)
                                               nan
system.mem_ctrls.dram.bytesRead
                                             0
                                                            # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten
                                             0
                                                            # Total number of bytes written to DRAM (Byte)
                                              0
                                                             # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgRdBW
                                                             # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW
                                              0
system.mem_ctrls.dram.peakBW
                                         12800.00
                                                                # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil
                                         0.00
                                                           # Data bus utilization in percentage (Ratio)
system mem_ctrls.dram.busUtilRead
                                            0.00
                                                             # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite
                                            0.00
                                                             # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate
                                            nan
                                                             # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 531097000
                                                                                                   # Cumulative time (in ticks) in various
power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy
                                               0
                                                              # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy
                                                              # Energy for precharge commands per rank (pJ) (Joule)
                                                0
                                                              # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy
system.mem ctrls.dram.rank0.writeEnergy
                                                0
                                                              # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy
                                                                # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy
                                                                 # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy
                                             203941440
                                                                      # Energy for precharge background per rank (pJ) (Joule)
                                                         n
system.mem_ctrls.dram.rank0.actPowerDownEnergy
                                                                        # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy
                                                                        # Energy for precharge power-down per rank (pJ) (Joule)
                                                                    # Energy for self refresh per rank (pJ) (Joule)
system.mem ctrls.dram.rank0.selfRefreshEnergy
                                           203941440
system.mem_ctrls.dram.rank0.totalEnergy
                                                                   # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower 384.000362
                                                                     # Core power per rank (mW) (Watt)
                                                               # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.totalIdleTime
                                                   531097000
                                                                           # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE
system.mem_ctrls.dram.rank0.pwrStateTime::REF
                                                      0
                                                                      # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF
                                                                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN
                                                            0
                                                                            # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT
                                                                      # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN
                                                             0
                                                                            # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy
                                               0
                                                              # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy
                                               0
                                                              # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy
                                               0
                                                              # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy
                                                0
                                                              # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy
                                                                # Energy for refresh commands per rank (pJ) (Joule)
                                                                 # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy
system.mem_ctrls.dram.rank1.preBackEnergy 203941440
                                                                      # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy
                                                                        # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy
                                                                        # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy
                                                                    # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy
                                          203941440
                                                                   # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower 384.000362
                                                                    # Core power per rank (mW) (Watt)
                                                               # Total Idle time Per DRAM Rank (Tick)
system.mem ctrls.dram.rank1.totalIdleTime
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 531097000
                                                                           # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF
                                                                      # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF
                                                                       # Time in different power states (Tick)
                                                        0
system.mem\_ctrls.dram.rank1.pwrStateTime::PRE\_PDN
                                                            0
                                                                           # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT
                                                                      # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN
                                                                            # Time in different power states (Tick)
system.mem\_ctrls.power\_state.\overline{pwrStateResidencyTicks::UNDEFINED}
                                                                     531097000
                                                                                              # Cumulative time (in ticks) in various power
states (Tick)
system.membus.transDist::ReadReq
                                           745927
                                                               # Transaction distribution (Count)
system.membus.transDist::ReadResp
                                           745927
                                                               # Transaction distribution (Count)
                                                              # Transaction distribution (Count)
system.membus.transDist::WriteReq
                                           59165
system.membus.transDist::WriteResp
                                           59165
                                                               # Transaction distribution (Count)
                                                                          1249820
                                                                                               # Packet count per connected requestor and
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrls.port
responder (Count)
                                                         1249820
system.membus.pktCount_system.cpu.icache_port::total
                                                                              # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrls.port
                                                                                               # Packet count per connected requestor and
responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total
                                                         360364
                                                                              # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total
                                        1610184
                                                             # Packet count per connected requestor and responder (Count)
```

```
4999280
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrls.port
                                                                                              # Cumulative packet size per connected requestor
and responder (Byte)
system.membus.pkt Size\_system.cpu.icache\_port::total
                                                                             # Cumulative packet size per connected requestor and responder
                                                                        1126480
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrls.port
                                                                                              # Cumulative packet size per connected requestor
and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total
                                                       1126480
                                                                             # Cumulative packet size per connected requestor and responder
                                                            # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total
                                       6125760
                                                       # Total snoops (Count)
system.membus.snoops
                                         0
system.membus.snoopTraffic
                                                          # Total snoop traffic (Byte)
                                            805092
system.membus.snoopFanout::samples
                                                                 # Request fanout histogram
system.membus.snoopFanout::mean
                                                             # Request fanout histogram
                                              0
                                              0
                                                            # Request fanout histogram
system.membus.snoopFanout::stdev
system.membus.snoopFanout::underflows
                                                0
                                                     0.00%
                                                             0.00% # Request fanout histogram
                                         805092 100.00%
                                                            100.00% # Request fanout histogram
system.membus.snoopFanout::0
                                                0.00% 100.00% # Request fanout histogram
system.membus.snoopFanout::1
system.membus.snoopFanout::overflows
                                                    0.00% 100.00% # Request fanout histogram
system.membus.snoopFanout::min_value
                                                               # Request fanout histogram
                                                 0
system.membus.snoopFanout::max_value
                                                               # Request fanout histogram
                                          805092
                                                              # Request fanout histogram
system.membus.snoopFanout:: total\\
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED
                                                                   531097000
                                                                                            # Cumulative time (in ticks) in various power states
system.membus.snoop\_filter.totRequests
                                                             # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests
                                                                  # Number of requests hitting in the snoop filter with a single holder of the
requested data. (Count)
system.membus.snoop_filter.hitMultiRequests
                                                                 # Number of requests hitting in the snoop filter with multiple (>1) holders of the
requested data. (Count)
system.membus.snoop_filter.totSnoops
                                                             # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops
                                                                 # Number of snoops hitting in the snoop filter with a single holder of the
requested data. (Count)
system.membus.snoop\_filter.hitMultiSnoops
                                                                # Number of snoops hitting in the snoop filter with multiple (>1) holders of the
requested data. (Count)
system.voltage_domain.voltage
                                                          # Voltage in Volts (Volt)
                                                       # number of arm instructions executed (Count)
system.workload.inst.arm
system.workload.inst.quiesce
                                                        # number of quiesce instructions executed (Count)
----- End Simulation Statistics -----
```

#### 9. Now I run the with cache:

build/X86/gem5.opt configs/example/se.py --caches --l2cache -c acd

# it's working fine

# 10. Now implement that program with the input.

## 11. We need to download Benchmarks:

https://drive.google.com/drive/folders/1mNrcayXQVRjiSttXwZyW Hcm3PxroaaH?usp=sharing

#### 12. Now run the benchmarks for check:

 $build/X86/gem5.opt -d \ pro \ configs/example/se.py --cpu-type=TimingSimpleCPU \ --caches -l1d\_size=1kB --l1d\_assoc=1 --cacheline\_size=16 --l2cache --num-l2caches=1 --l2\_size=16kB --l2\_assoc=16 --l1i\_size=2kB --l1i\_assoc=1 -c \ dijkstra\_small -o \ input.dat$ 

it's working fine. So the benchmarks is ok.

# 13. Now we set the run funtion to use the caches input in our expected program.

#### 14. Create new file

vi run.sh

#### 15. Write that code:

#!/bin/bash

2

9

7

0

0

build/X86/gem5.opt -d pro configs/example/se.py --cpu-type=AtomicSimpleCPU --caches --l1d\_size=1kB -l1d\_assoc=1 --cacheline\_size=16 --l2cache --num-l2caches=1 --l2\_size=16kB --l2\_assoc=16 --l1i\_size=2kB -l1i\_assoc=1 -c acd -o input.dat

# Here we are add our replacement code acd

# 16. Check the code right or wrong:

chmod +x run.sh

it's working fine.

#### 17. Run the code:

```
./run.sh
Result:
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 version 21.0.0.0
gem5 compiled Jun 14 2021 16:00:49
gem5 started Jun 19 2021 15:21:30
gem5 executing on shantonu, pid 3091
command line: build/X86/gem5.opt -d pro configs/example/se.py --cpu-type=AtomicSimpleCPU --caches --l1d_size=1kB --
l1d_assoc=1 --cacheline_size=16 --l2cache --num-l2caches=1 --l2_size=16kB --l2_assoc=16 --l1i_size=2kB --l1i_assoc=1 -c acd -o
input.dat
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports` warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
Global frequency set at 100000000000 ticks per second
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
0: system.remote_gdb: listening for remote gdb on port 7000
**** REAL SIMULATION ****
info: Entering event queue @ 0. Starting simulation...
warn: ignoring syscall access(...)
warn: ignoring syscall access(...)
warn: ignoring syscall access(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
info: Increasing stack size by one page.
Cache replacement policy is optimal
3
          -1
                    -1
         -1
7
3
                    -1
3
                    -1
         7
7
7
7
3
                    -1
3
                    0
8
                    0
2
         7
```

```
Total Page Faults = 7
previous hit ratio is 0.0 and current hit ratio is 0.3
Cache replacement policy is optimal
          -1
                   -1
         8
6
                   -1
6
         8
                   9
0
         8
                   9
                   9
         8
0
0
         8
                   9
                   9
0
         5
         3
                   9
0
                   9
0
         3
                   9
Total Page Faults = 6
previous hit ratio is 0.3 and current hit ratio is 0.4
Cache replacement policy is optimal
8
         -1
                   -1
         7
8
                   -1
         7
8
                   5
         2
                   5
8
8
         6
                   5
8
         6
                   5
                   5
8
         6
8
         6
                   5
3
         6
                   5
7
                   5
         6
Total Page Faults = 7
previous hit ratio is 0.4 and current hit ratio is 0.3
```

Cache replacement policy is fifo

-1 Fault: 5-1 Fault: 58 -1 Fault: 58 Fault: 48 Fault: 46 Fault: 46 Fault: 26 Fault: 20 Fault: 20 Hit: 2 0

Number of page fault is: 9

previous hit ratio is 0.3 and current hit ratio is 0.1

Cache replacement policy is optimal

1	-1	-1
1	3	-1
1	3	2
1	3 3	2 2 2 2
4	3	2
4	3	2
4	3 9	2
4 4		2 2
4	9	2
4	9	2

Total Page Faults = 5

previous hit ratio is 0.1 and current hit ratio is 0.5

Cache replacement policy is optimal

4	-1	-1
4	8	-1
4	8	1
9	8	1
2	8	1
4 9 2 7 7 7	8	1
7	5	1
7	5 5 5 5	1
7	5	1
0	5	1

```
Total Page Faults = 8
previous hit ratio is 0.5 and current hit ratio is 0.2
Cache replacement policy is fifo
 Fault: 0-1
                   -1
 Fault: 02
 Fault: 02
                   1
 Hit: 0 2
                   1
 Fault: 62
 Fault: 67
 Hit: 6 7
 Hit: 6 7
 Hit: 6 7
 Fault: 67
Number of page fault is: 6
previous hit ratio is 0.2 and current hit ratio is 0.4
Cache replacement policy is fifo
 Fault: 5-1
                   -1
 Fault: 50
                   -1
 Fault: 50
                   8
 Fault: 70
                   8
 Fault: 72
                   8
 Fault: 72
 Hit: 7 2
 Fault: 82
 Fault: 83
 Hit: 8 3
Number of page fault is: 8
previous hit ratio is 0.4 and current hit ratio is 0.2
Cache replacement policy is optimal
2
          -1
                   -1
          9
2
                   -1
2
         9
                   1
2
          9
                   5
2
          9
                   5
2
                   5
         6
2
         6
                   5
2
          6
2
                   5
          7
Total Page Faults = 6
previous hit ratio is 0.2 and current hit ratio is 0.4
Cache replacement policy is optimal
          -1
                   -1
          7
6
                   -1
6
          7
                   -1
          7
6
                   9
                   9
6
          1
6
         1
                   3
6
          1
                   3
6
          1
6
          1
                   3
Total Page Faults = 6
previous hit ratio is 0.4 and current hit ratio is 0.4
```

# 18. The main result save in the following path: grm5/pro/stats.txt Result is:

Exiting @ tick 532315000 because exiting with last active thread context.

----- Begin Simulation Statistics ----simSeconds 0.000532 # Number of seconds simulated (Second) simTicks 532315000 # Number of ticks simulated (Tick) # Number of ticks from beginning of simulation (restored from checkpoints finalTick 532315000 and never reset) (Tick) 1000000000000 # The number of ticks per simulated second ((Tick/Second)) simFreq hostSeconds 0.96 # Real time elapsed on the host (Second)

hostTickRate	552582824	# The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory		# Number of bytes of host memory used (Byte)
simInsts		umber of instructions simulated (Count)
simOps hostInstRate		Number of ops (including micro ops) simulated (Count) Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate		Simulator instruction rate (insvs) ((Count/Second)) Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock	1000	# Clock period in ticks (Tick)
system.cpu.numCycles	1064631	# Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsSt	arted 0	# Number of work items this cpu started (Count)
system.cpu.numWorkItemsCo	ompleted 0	# Number of work items this cpu completed (Count)
system.cpu.dcache.demandHi	-	# number of demand (read+write) hits (Count)
system.cpu.dcache.demandHi		# number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits	-	# number of overall hits (Count)
system.cpu.dcache.overallHits system.cpu.dcache.demandMi		<pre># number of overall hits (Count)</pre>
system.cpu.dcache.demandMi	1	# number of demand (read+write) misses (Count)  # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMis		# number of overall misses (Count)
system.cpu.dcache.overallMis		# number of overall misses (Count)
system.cpu.dcache.demandAc		# number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAc		# number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAco		# number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAcc		# number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMi		· · · · · · · · · · · · · · · · · · ·
system.cpu.dcache.demandMi system.cpu.dcache.overallMis		# miss rate for demand accesses (Ratio)  # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMis	-	# miss rate for overall accesses (Ratio) # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCy		# number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCy		# number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCa		# number of times access was blocked (Count)
system.cpu.dcache.blockedCa		# number of times access was blocked (Count)
system.cpu.dcache.avgBlocke	ed::no_mshrs nan	# average number of cycles each access was blocked
((Cycle/Count))		# black-
system.cpu.dcache.avgBlocke ((Cycle/Count))	ed::no_targets nan	# average number of cycles each access was blocked
system.cpu.dcache.writebacks	s::writebacks 17924	# number of writebacks (Count)
system.cpu.dcache.writebacks		# number of writebacks (Count)
system.cpu.dcache.replaceme		# number of replacements (Count)
system.cpu.dcache.ReadReq.l	hits::cpu.data 94313	# number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.h		# number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.r		# number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.r		# number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.a system.cpu.dcache.ReadReq.a		<pre># number of ReadReq accesses(hits+misses) (Count) # number of ReadReq accesses(hits+misses) (Count)</pre>
system.cpu.dcache.ReadReq.r		
system.cpu.dcache.ReadReq.r		# miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.		# number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.	hits::total 48094	# number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.		# number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.		# number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.		
system.cpu.dcache.WriteReq. system.cpu.dcache.WriteReq.		# number of WriteReq accesses(hits+misses) (Count) # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.		# miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_sta		
various power states (Tick)	ı	,
system.cpu.dcache.tags.tagsIn		# Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalR		# Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampl		# Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRe		# Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warm system.cpu.dcache.tags.occup		# The tick when the warmup percentage was hit. (Tick)  # Average occupied blocks per tick, per requestor
((Count/Tick))	unciescpu.uata 03.33/00.	π riverage occupieu biocks per tick, per requestor
system.cpu.dcache.tags.avgOo	ccs::cpu.data 0.999338	# Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOo		# Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occup		
system.cpu.dcache.tags.ageTa	askId_1024::0 63	# Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTa		# Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioC		# Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAc system.cpu.dcache.tags.dataA		# Number of tag accesses (Count) # Number of data accesses (Count)
system.cpu.ucacne.tags.uataA		π indition of data accesses (Coulit)

```
system.cpu.dcache.tags.power state.pwrStateResidencyTicks::UNDEFINED 532315000
                                                                                                   # Cumulative time (in ticks)
in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs
                                                            0
                                                                          # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets
                                                            0
                                                                           # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs
                                                            0
                                                                           # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets
                                                             0
                                                                           # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs
                                                        nan
                                                                         # average number of cycles each access was blocked
((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets
                                                         nan
                                                                          # average number of cycles each access was blocked
((Cycle/Count))
system.cpu.dtb_walker_cache.replacements
                                                               # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 532315000
                                                                                                         # Cumulative time
(in ticks) in various power states (Tick)
system.cpu.dtb walker cache.tags.tagsInUse
                                                 0
                                                                # Average ticks per tags in use ((Tick/Count))
                                                0
                                                               # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.totalRefs
system.cpu.dtb walker cache.tags.sampledRefs
                                                    0
                                                                   # Sample count of references to valid blocks. (Count)
system.cpu.dtb walker cache.tags.avgRefs
                                                               # Average number of references to valid blocks. ((Count/Count))
                                              nan
system.cpu.dtb_walker_cache.tags.warmupTick
                                                    0
                                                                   # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses
                                                                  # Number of tag accesses (Count)
                                                   0
system.cpu.dtb walker cache.tags.dataAccesses
                                                    0
                                                                   # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 532315000
                                                                                                              # Cumulative
time (in ticks) in various power states (Tick)
system.cpu.exec context.thread 0.numInsts
                                             464073
                                                                  # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps
                                             902436
                                                                  # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses
                                                        879719
                                                                            # Number of integer alu accesses (Count)
system.cpu.exec\_context.thread\_0.numFpAluAccesses
                                                        28641
                                                                           # Number of float alu accesses (Count)
system.cpu.exec context.thread 0.numVecAluAccesses
                                                                          # Number of vector alu accesses (Count)
system.cpu.exec\_context.thread\_0.num Calls Returns
                                                                         # Number of times a function call or return occured
                                                     11726
(Count)
system.cpu.exec\_context.thread\_0.numCondCtrlInsts
                                                      82553
                                                                          # Number of instructions that are conditional controls
(Count)
system.cpu.exec_context.thread_0.numIntInsts
                                                879719
                                                                    # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts
                                                28641
                                                                    # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts
                                                                   # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads
                                                    1719771
                                                                          # Number of times the integer registers were read
(Count)
system.cpu.exec context.thread 0.numIntRegWrites
                                                     717098
                                                                          # Number of times the integer registers were written
(Count)
system.cpu.exec_context.thread_0.numFpRegReads
                                                     48379
                                                                         # Number of times the floating registers were read
(Count)
system.cpu.exec_context.thread_0.numFpRegWrites
                                                      23973
                                                                         # Number of times the floating registers were written
(Count)
system.cpu.exec_context.thread_0.numVecRegReads
                                                         0
                                                                        # Number of times the vector registers were read
(Count)
system.cpu.exec_context.thread_0.numVecRegWrites
                                                          0
                                                                        # Number of times the vector registers were written
(Count)
                                                                            # Number of times the predicate registers were read
                                                             0
system.cpu.exec_context.thread_0.numVecPredRegReads
(Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites
                                                                             # Number of times the predicate registers were
written (Count)
system.cpu.exec_context.thread_0.numCCRegReads
                                                                          # Number of times the CC registers were read (Count)
                                                     551405
                                                                           # Number of times the CC registers were written
system.cpu.exec_context.thread_0.numCCRegWrites
                                                      301502
(Count)
system.cpu.exec_context.thread_0.numMemRefs
                                                  180340
                                                                       # Number of memory refs (Count)
system.cpu.exec context.thread 0.numLoadInsts
                                                  121177
                                                                       # Number of load instructions (Count)
system.cpu.exec context.thread 0.numStoreInsts
                                                                      # Number of store instructions (Count)
                                                   59163
system.cpu.exec_context.thread_0.numIdleCycles
                                                  0.002000
                                                                        # Number of idle cycles (Cycle)
system.cpu.exec context.thread 0.numBusyCycles 1064630.998000
                                                                              # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction
                                                                        # Percentage of non-idle cycles (Ratio)
                                                  1.000000
system.cpu.exec_context.thread_0.idleFraction
                                              0.000000
                                                                     # Percentage of idle cycles (Ratio)
system.cpu.exec context.thread 0.numBranches
                                                                      # Number of branches fetched (Count)
                                                  104367
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass
                                                                        3800
                                                                                0.42%
                                                                                         0.42% # Class of executed
instruction. (Count)
                                                                696855
system.cpu.exec\_context.thread\_0.statExecutedInstType::IntAlu
                                                                          77.20%
                                                                                    77.62% # Class of executed instruction.
(Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult
                                                                    641
                                                                          0.07%
                                                                                   77.69% # Class of executed instruction.
(Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv
                                                                  1770
                                                                          0.20%
                                                                                   77.89% # Class of executed instruction.
(Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd
                                                                            0.11%
                                                                                    77.99% # Class of executed instruction.
                                                                     954
```

(Count)			
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp	0	0.00%	77.99% # Class of executed instruction.
(Count) system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt	32	0.00%	78.00% # Class of executed instruction.
(Count) system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult	0	0.00%	78.00% # Class of executed instruction.
(Count)			
<pre>system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc instruction. (Count)</pre>		0 0.00	78.00% # Class of executed
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv (Count)	0	0.00%	78.00% # Class of executed instruction.
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc (Count)	0	0.00%	78.00% # Class of executed instruction.
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt (Count)	0	0.00%	78.00% # Class of executed instruction.
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd (Count)	1008	0.11%	78.11% # Class of executed instruction.
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc (Count)		0.00	% 78.11% # Class of executed instruction.
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu	4335	0.48%	78.59% # Class of executed instruction.
(Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp (Count)	0	0.00%	78.59% # Class of executed instruction.
	4692	0.52%	79.11% # Class of executed instruction.
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc	7530	0.83%	79.94% # Class of executed instruction.
(Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult	0	0.00%	79.94% # Class of executed instruction.
(Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc		0.00	0% 79.94% # Class of executed
instruction. (Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift	594	0.07%	80.01% # Class of executed instruction.
(Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAccinctraction (Count)	:	0.00	0% 80.01% # Class of executed
<pre>instruction. (Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv (Count)</pre>	0	0.00%	80.01% # Class of executed instruction.
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt (Count)	0	0.00%	80.01% # Class of executed instruction.
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdoinstruction. (Count)	d	0.0	0% 80.01% # Class of executed
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu instruction. (Count)	l	0.00	0% 80.01% # Class of executed
$system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdFloatCm\_0.statExecutedInstType::SimdFloatCm\_0.statExecutedInstType::SimdFloatCm\_0.statExecutedInst$	p	0.0	00% 80.01% # Class of executed
instruction. (Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt		96 0.0	1% 80.02% # Class of executed
<pre>instruction. (Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv</pre>	,	10 0.0	0% 80.02% # Class of executed
<pre>instruction. (Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMis</pre>	SC	0 0.0	00% 80.02% # Class of executed
instruction. (Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMu			
instruction. (Count)		0 0.0	00% 80.02% # Class of executed
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMuinstruction. (Count)		0	0.00% 80.02% # Class of executed
<pre>system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqr instruction. (Count)</pre>	t	0 0.0	0% 80.02% # Class of executed
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAinstruction. (Count)	Add	0 (	0.00% 80.02% # Class of executed
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAinstruction. (Count)	Alu	0 0	.00% 80.02% # Class of executed
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCinstruction. (Count)	Cmp	0	0.00% 80.02% # Class of executed
$system.cpu.exec\_context.thread\_0.statExecutedInstType::SimdFloatRedContextStates and the system of the system of$	luceAo	dd (	0.00% 80.02% # Class of executed
<pre>instruction. (Count) system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatRed instruction. (Count)</pre>	luceCr	np	0 0.00% 80.02% # Class of executed
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes (Count)	0	0.00%	80.02% # Class of executed instruction.
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix		0.00	% 80.02% # Class of executed instruction.

```
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash
                                                                                 0.00%
                                                                                          80.02% # Class of executed
instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2
                                                                              0
                                                                                   0.00%
                                                                                            80.02% # Class of executed
instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash
                                                                               0
                                                                                    0.00%
                                                                                             80.02% # Class of executed
instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2
                                                                                     0.00%
                                                                                              80.02% # Class of executed
instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2
                                                                                  0.00%
                                                                                            80.02% # Class of executed
                                                                              0
instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3
                                                                              0
                                                                                  0.00%
                                                                                            80.02% # Class of executed
instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu
                                                                           0
                                                                                0.00%
                                                                                         80.02% # Class of executed instruction.
(Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead
                                                                     116777
                                                                                         92.96% # Class of executed
                                                                               12.94%
instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite
                                                                      57056
                                                                                6.32%
                                                                                         99.28% # Class of executed instruction.
(Count)
system.cpu.exec context.thread 0.statExecutedInstType::FloatMemRead
                                                                           4400
                                                                                   0.49%
                                                                                            99.77% # Class of executed
instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite
                                                                            2107
                                                                                    0.23%
                                                                                            100.00% # Class of executed
instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess
                                                                        0
                                                                            0.00%
                                                                                    100.00% # Class of executed instruction.
(Count)
system.cpu.exec\_context.thread\_0.statExecutedInstType::InstPrefetch
                                                                          0
                                                                              0.00%
                                                                                     100.00% # Class of executed instruction.
(Count)
system.cpu.exec\_context.thread\_0.statExecutedInstType::total
                                                               902657
                                                                                    # Class of executed instruction. (Count)
                                           552178
                                                                # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::cpu.inst
system.cpu.icache.demandHits::total
                                          552178
                                                               # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst
                                          552178
                                                               # number of overall hits (Count)
                                                             # number of overall hits (Count)
system.cpu.icache.overallHits::total
                                        552178
                                                                 # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::cpu.inst
                                             74038
system.cpu.icache.demandMisses::total
                                            74038
                                                                # number of demand (read+write) misses (Count)
                                            74038
                                                                # number of overall misses (Count)
system.cpu.icache.overallMisses::cpu.inst
system.cpu.icache.overallMisses::total
                                          74038
                                                              # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst
                                               626216
                                                                    # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total
                                            626216
                                                                 # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst
                                                                   # number of overall (read+write) accesses (Count)
                                              626216
system.cpu.icache.overallAccesses::total
                                                                # number of overall (read+write) accesses (Count)
                                           626216
system.cpu.icache.demandMissRate::cpu.inst
                                              0.118231
                                                                     # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total
                                           0.118231
                                                                  # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst
                                                                    # miss rate for overall accesses (Ratio)
                                             0.118231
system.cpu.icache.overallMissRate::total
                                          0.118231
                                                                # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs
                                                                # number of cycles access was blocked (Cycle)
                                                 0
system.cpu.icache.blockedCycles::no_targets
                                                  0
                                                                 # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs
                                                 0
                                                                # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets
                                                                 # number of times access was blocked (Count)
                                                  0
system.cpu.icache.avgBlocked::no_mshrs
                                                                # average number of cycles each access was blocked
                                               nan
((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets
                                                               # average number of cycles each access was blocked
                                              nan
((Cycle/Count))
system.cpu.icache.writebacks::writebacks
                                            73910
                                                                # number of writebacks (Count)
system.cpu.icache.writebacks::total
                                         73910
                                                             # number of writebacks (Count)
system.cpu.icache.replacements
                                                            # number of replacements (Count)
                                         73910
system.cpu.icache.ReadReq.hits::cpu.inst
                                                                # number of ReadReg hits (Count)
                                           552178
system.cpu.icache.ReadReg.hits::total
                                          552178
                                                               # number of ReadReg hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst
                                               74038
                                                                  # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total
                                                                # number of ReadReq misses (Count)
                                            74038
system.cpu.icache.ReadReq.accesses::cpu.inst
                                                626216
                                                                     # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total
                                                                  # number of ReadReq accesses(hits+misses) (Count)
                                             626216
system.cpu.icache.ReadReq.missRate::cpu.inst
                                               0.118231
                                                                      # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total
                                            0.118231
                                                                   # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power\_state.pwrStateResidencyTicks::UNDEFINED
                                                                      532315000
                                                                                               # Cumulative time (in ticks) in
various power states (Tick)
system.cpu.icache.tags.tagsInUse
                                      127.783574
                                                               # Average ticks per tags in use ((Tick/Count))
                                        626216
system.cpu.icache.tags.totalRefs
                                                            # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs
                                           74038
                                                              # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs
                                       8.458035
                                                             # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick
                                             0
                                                            # The tick when the warmup percentage was hit. (Tick)
```

(Count)

```
system.cpu.icache.tags.occupancies::cpu.inst 127.783574
                                                                     # Average occupied blocks per tick, per requestor
((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst
                                                                # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total
                                        0.998309
                                                               # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024
                                                    128
                                                                     # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0
                                                               # Occupied blocks per task id, per block age (Count)
                                              128
system.cpu.icache.tags.ratioOccsTaskId::1024
                                                   1
                                                                  # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses
                                         700254
                                                              # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses
                                          700254
                                                              # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 532315000
                                                                                                   # Cumulative time (in ticks)
in various power states (Tick)
system.cpu.interrupts.clk_domain.clock
                                            8000
                                                              # Clock period in ticks (Tick)
system.cpu.itb\_walker\_cache.blockedCycles::no\_mshrs
                                                                          # number of cycles access was blocked (Cycle)
                                                            0
system.cpu.itb_walker_cache.blockedCycles::no_targets
                                                                           # number of cycles access was blocked (Cycle)
                                                            0
system.cpu.itb_walker_cache.blockedCauses::no_mshrs
                                                            0
                                                                           # number of times access was blocked (Count)
system.cpu.itb walker cache.blockedCauses::no targets
                                                                           # number of times access was blocked (Count)
                                                             n
system.cpu.itb_walker_cache.avgBlocked::no_mshrs
                                                        nan
                                                                         # average number of cycles each access was blocked
((Cvcle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets
                                                                          # average number of cycles each access was blocked
                                                        nan
((Cycle/Count))
system.cpu.itb walker cache.replacements
                                                               # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 532315000
                                                                                                         # Cumulative time (in
ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse
                                                 0
                                                                # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs
                                                0
                                                               # Total number of references to valid blocks. (Count)
system.cpu.itb\_walker\_cache.tags.sampledRefs
                                                    0
                                                                   # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs
                                                                # Average number of references to valid blocks. ((Count/Count))
                                              nan
system.cpu.itb_walker_cache.tags.warmupTick
                                                    0
                                                                   # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses
                                                   O
                                                                  # Number of tag accesses (Count)
system.cpu.itb walker cache.tags.dataAccesses
                                                                   # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 532315000
                                                                                                              # Cumulative
time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses
                                         121994
                                                              # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses
                                          59210
                                                              # TLB accesses on write requests (Count)
                                                           # TLB misses on read requests (Count)
system.cpu.mmu.dtb.rdMisses
                                          159
system.cpu.mmu.dtb.wrMisses
                                           29
                                                           # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 532315000
                                                                                                        # Cumulative time (in
ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses
                                            0
                                                          # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses
                                         626268
                                                              # TLB accesses on write requests (Count)
                                                          # TLB misses on read requests (Count)
system.cpu.mmu.itb.rdMisses
                                           0
                                          179
system.cpu.mmu.itb.wrMisses
                                                           # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 532315000
                                                                                                        # Cumulative time (in
ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 532315000
                                                                              # Cumulative time (in ticks) in various power
states (Tick)
system.cpu.thread_0.numInsts
                                           0
                                                          # Number of Instructions committed (Count)
system.cpu.thread_0.numOps
                                           0
                                                          # Number of Ops committed (Count)
                                              0
system.cpu.thread 0.numMemRefs
                                                             # Number of Memory References (Count)
system.cpu.workload.numSyscalls
                                            159
                                                             # Number of system calls (Count)
                                                           # Clock period in ticks (Tick)
system.cpu_clk_domain.clock
                                          500
system.cpu_voltage_domain.voltage
                                                            # Voltage in Volts (Volt)
                                              1
system.l2.demandHits::cpu.inst
                                        69729
                                                            # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data
                                         28178
                                                            # number of demand (read+write) hits (Count)
system.l2.demandHits::total
                                       97907
                                                          # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst
                                       69729
                                                          # number of overall hits (Count)
                                                           # number of overall hits (Count)
system.l2.overallHits::cpu.data
                                       28178
system.l2.overallHits::total
                                     97907
                                                         # number of overall hits (Count)
system.l2.demandMisses::cpu.inst
                                          4309
                                                             # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data
                                          10557
                                                              # number of demand (read+write) misses (Count)
system.l2.demandMisses::total
                                        14866
                                                            # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst
                                         4309
                                                           # number of overall misses (Count)
system.l2.overallMisses::cpu.data
                                         10557
                                                            # number of overall misses (Count)
system.l2.overallMisses::total
                                       14866
                                                          # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst
                                           74038
                                                              # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data
                                           38735
                                                               # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total
                                         112773
                                                             # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst
                                         74038
                                                             # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data
                                          38735
                                                             # number of overall (read+write) accesses (Count)
                                                            # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total
                                       112773
```

```
system.l2.demandMissRate::cpu.inst
                                         0.058200
                                                                # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data
                                          0.272544
                                                                # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total
                                        0.131822
                                                               # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst
                                        0.058200
                                                              # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data
                                        0.272544
                                                               # miss rate for overall accesses (Ratio)
                                      0.131822
system.l2.overallMissRate::total
                                                             # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs
                                             0
                                                            # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets
                                             0
                                                            # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs
                                             0
                                                            # number of times access was blocked (Count)
                                             0
system.l2.blockedCauses::no_targets
                                                            # number of times access was blocked (Count)
system.l2.avgBlocked::no mshrs
                                                            # average number of cycles each access was blocked ((Cycle/Count))
                                           nan
system.l2.avgBlocked::no_targets
                                                            # average number of cycles each access was blocked ((Cycle/Count))
                                           nan
system.l2.writebacks::writebacks
                                          2179
                                                            # number of writebacks (Count)
system.l2.writebacks::total
                                      2179
                                                         # number of writebacks (Count)
system.l2.replacements
                                      14159
                                                         # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst
                                           69729
                                                               # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReg.hits::total
                                          69729
                                                             # number of ReadCleanReg hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst
                                             4309
                                                                # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total
                                            4309
                                                               # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst
                                              74038
                                                                  # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total
                                            74038
                                                                # number of ReadCleanReq accesses(hits+misses) (Count)
                                            0.058200
system.l2.ReadCleanReq.missRate::cpu.inst
                                                                    # miss rate for ReadCleanReq accesses (Ratio)
                                                                 # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total
                                           0.058200
system.l2.ReadExReq.hits::cpu.data
                                           8971
                                                              # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total
                                         8971
                                                            # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data
                                             2134
                                                               # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total
                                           2134
                                                             # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data
                                             11105
                                                                 # number of ReadExReq accesses(hits+misses) (Count)
                                                              # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total
                                           11105
system.l2.ReadExReq.missRate::cpu.data
                                            0.192166
                                                                  # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total
                                          0.192166
                                                                # miss rate for ReadExReq accesses (Ratio)
                                                                # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data
                                            19207
system.l2.ReadSharedReq.hits::total
                                          19207
                                                              # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data
                                              8423
                                                                 # number of ReadSharedReq misses (Count)
                                                               # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total
                                            8423
system.l2.ReadSharedReq.accesses::cpu.data
                                               27630
                                                                   # number of ReadSharedReg accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total
                                                                # number of ReadSharedReg accesses(hits+misses) (Count)
                                            27630
system.l2.ReadSharedReq.missRate::cpu.data
                                              0.304850
                                                                     # miss rate for ReadSharedReq accesses (Ratio)
                                                                  # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total
                                           0.304850
system.l2.WritebackClean.hits::writebacks
                                                                 # number of WritebackClean hits (Count)
                                             73910
                                          73910
system.l2.WritebackClean.hits::total
                                                             # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks
                                                  73910
                                                                      # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total
                                            73910
                                                                # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks
                                             17924
                                                                 # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total
                                         17924
                                                             # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks
                                                 17924
                                                                     # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total
                                           17924
                                                               # number of WritebackDirty accesses(hits+misses) (Count)
                                                              532315000
                                                                                       # Cumulative time (in ticks) in various
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED
power states (Tick)
system.l2.tags.tagsInUse
                                  1020.223126
                                                            # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs
                                    225354
                                                         # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs
                                       15183
                                                           # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs
                                   14.842521
                                                           # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick
                                          0
                                                         # The tick when the warmup percentage was hit. (Tick)
                                         34.920862
                                                                # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::writebacks
system.l2.tags.occupancies::cpu.inst
                                       558.389364
                                                                # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data
                                       426.912901
                                                                # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks
                                        0.034102
                                                               # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst
                                       0.545302
                                                             # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data
                                       0.416907
                                                              # Average percentage of cache occupancy ((Ratio/Tick))
                                     0.996312
                                                            # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total
system.l2.tags.occupanciesTaskId::1024
                                             1024
                                                               # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0
                                           394
                                                            # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1
                                           25
                                                            # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2
                                           605
                                                            # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024
                                                            # Ratio of occupied blocks and all blocks, per task id (Ratio)
                                             1
                                      3620847
system.l2.tags.tagAccesses
                                                            # Number of tag accesses (Count)
                                      3620847
system.l2.tags.dataAccesses
                                                            # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 532315000
                                                                                            # Cumulative time (in ticks) in
various power states (Tick)
```

system.mem_ctrls.priorityMinLatency	0.000000000000	# per QoS priority minimum request to response latency
(Second) system.mem_ctrls.priorityMaxLatency	0.0000000000000	# per QoS priority maximum request to response latency
(Second)		
system.mem_ctrls.numReadWriteTurnA		# Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnA		# Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState	0	# Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState	0	# Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs	0	# Number of read requests accepted (Count)
system.mem_ctrls.writeReqs	0	# Number of write requests accepted (Count)
system.mem_ctrls.readBursts	0	# Number of controller read bursts, including those serviced by the write
queue (Count)		
system.mem_ctrls.writeBursts	0	# Number of controller write bursts, including those merged in the write
queue (Count)		
system.mem_ctrls.servicedByWrQ	0	# Number of controller read bursts serviced by the write queue
(Count)		
system.mem_ctrls.mergedWrBursts	0	# Number of controller write bursts merged with an existing one
(Count)		
system.mem_ctrls.neitherReadNorWrite	Reqs 0	# Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen	0.00	# Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen	0.00	# Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry	0	# Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry	0	# Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0	0	# Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1	0	# Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2	0	# Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3	0	# Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4	0	# Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0	0	# Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1	0	# Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2	0	# Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3	0	# Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4	0	# Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11	0	# What read queue length does an incoming req see (Count)  # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12	0	# What read queue length does an incoming req see (Count)  # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13	0	# What read queue length does an incoming req see (Count)  # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14	0	# What read queue length does an incoming req see (Count)  # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15	0	# What read queue length does an incoming req see (Count)  # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16	0	# What read queue length does an incoming req see (Count)  # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16	0	# What read queue length does an incoming req see (Count)  # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17	0	# What read queue length does an incoming req see (Count)  # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19 system.mem_ctrls.rdQLenPdf::20	0	# What read queue length does an incoming req see (Count) # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31	0	# What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0	0	# What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1	0	# What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2	0	# What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3	0	# What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4	0	# What write queue length does an incoming req see (Count)

```
system.mem ctrls.wrOLenPdf::5
                                            0
                                                           # What write queue length does an incoming reg see (Count)
system.mem_ctrls.wrQLenPdf::6
                                            0
                                                           # What write queue length does an incoming req see (Count)
                                            0
system.mem_ctrls.wrQLenPdf::7
                                                           # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::8
                                            0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9
                                            0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15
                                             0
system.mem_ctrls.wrQLenPdf::16
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::17
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem ctrls.wrQLenPdf::18
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::21
                                             0
                                                           # What write queue length does an incoming reg see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::22
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::23
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::26
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::31
                                                           # What write queue length does an incoming reg see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::32
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::34
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::35
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::39
                                                           # What write queue length does an incoming req see (Count)
system.mem ctrls.wrOLenPdf::40
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::42
                                                           # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::43
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::45
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::47
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::48
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::49
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::52
                                                           # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::53
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::55
                                                           # What write queue length does an incoming req see (Count)
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56
                                             0
system.mem_ctrls.wrQLenPdf::57
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem ctrls.wrQLenPdf::59
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
system.mem_ctrls.wrQLenPdf::61
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62
                                             0
                                                           # What write queue length does an incoming req see (Count)
                                             0
                                                           # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63
system.mem_ctrls.bytesReadWrQ
                                             0
                                                            # Total number of bytes read from write queue (Byte)
                                            0
system.mem_ctrls.bytesReadSys
                                                          # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys
                                                           # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys
                                        0.00000000
                                                                # Average system read bandwidth in Byte/s ((Byte/Second))
                                        0.00000000
                                                                # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys
system.mem_ctrls.totGap
                                        0
                                                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap
                                                         # Average gap between requests ((Tick/Count))
                                        nan
system.mem_ctrls.dram.bytesRead::cpu.inst
                                              68944
                                                                 # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data
                                              168912
                                                                  # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total
                                           237856
                                                               # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst
                                                 68944
                                                                     # Number of instructions bytes read from this memory
```

(Byte)	
system.mem_ctrls.dram.bytesInstRead::total 689	# Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks	34864 # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total 3486	
system.mem_ctrls.dram.numReads::cpu.inst 430 (Count)	9 # Number of read requests responded to by this memory
system.mem_ctrls.dram.numReads::cpu.data 105	57 # Number of read requests responded to by this memory
(Count)	" realiser of read requests responded to by this memory
system.mem_ctrls.dram.numReads::total 14866	# Number of read requests responded to by this memory (Count)
<i>y</i> =	# Number of write requests responded to by this memory
(Count)	
system.mem_ctrls.dram.numWrites::total system.mem_ctrls.dram.bwRead::cpu.inst 129517:	# Number of write requests responded to by this memory (Count) # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data 317315	
system.mem_ctrls.dram.bwRead::total 44683317	
system.mem_ctrls.dram.bwInstRead::cpu.inst 1295	
((Byte/Second))	
system.mem_ctrls.dram.bwInstRead::total 1295172	# Instruction read bandwidth from this memory
((Byte/Second)) system.mem_ctrls.dram.bwWrite::writebacks 6549	5055 # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total 6549505	
system.mem_ctrls.dram.bwTotal::writebacks 6549	
system.mem_ctrls.dram.bwTotal::cpu.inst 1295172	# Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data 317315	
system.mem_ctrls.dram.bwTotal::total 51232822	
system.mem_ctrls.dram.readBursts 0 system.mem_ctrls.dram.writeBursts 0	# Number of DRAM read bursts (Count) # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0 0	
system.mem_ctrls.dram.perBankRdBursts::1 0	· · · · · · · · · · · · · · · · · · ·
system.mem_ctrls.dram.perBankRdBursts::2 0	
system.mem_ctrls.dram.perBankRdBursts::3 0	* /
system.mem_ctrls.dram.perBankRdBursts::4 0	
system.mem_ctrls.dram.perBankRdBursts::5 0 system.mem_ctrls.dram.perBankRdBursts::6 0	, ,
system.mem_ctrls.dram.perBankRdBursts::7 0	
system.mem_ctrls.dram.perBankRdBursts::8 0	* /
system.mem_ctrls.dram.perBankRdBursts::9 0	, ,
	0 # Per bank write bursts (Count)
<u> </u>	0 # Per bank write bursts (Count)
· – 1	0 # Per bank write bursts (Count) 0 # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14	0 # Per bank write bursts (Count)
	0 # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0	, ,
system.mem_ctrls.dram.perBankWrBursts::1	, ,
system.mem_ctrls.dram.perBankWrBursts::2 system.mem_ctrls.dram.perBankWrBursts::3	, ,
system.mem_ctrls.dram.perBankWrBursts::4	
system.mem_ctrls.dram.perBankWrBursts::5	
system.mem_ctrls.dram.perBankWrBursts::6	
system.mem_ctrls.dram.perBankWrBursts::7	
system.mem_ctrls.dram.perBankWrBursts::8 system.mem_ctrls.dram.perBankWrBursts::9	
system.mem_ctrls.dram.perBankWrBursts::9 system.mem_ctrls.dram.perBankWrBursts::10	0 # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11	0 # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12	0 # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13	0 # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14	0 # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15	0 # Per bank write bursts (Count)  # Total ticks sport quoving (Tick)
system.mem_ctrls.dram.totQLat 0 system.mem_ctrls.dram.totBusLat 0	# Total ticks spent queuing (Tick) # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat 0	# Total ticks spent in databas transfers (Ticky)  # Total ticks spent from burst creation until serviced by the
DRAM (Tick)	
system.mem_ctrls.dram.avgQLat nan	# Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat nan	# Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat nai ((Tick/Count))	m # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits 0	# Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits 0	# Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate nan	

```
# Row buffer hit rate for writes (Ratio)
system.mem ctrls.dram.writeRowHitRate
                                               nan
system.mem_ctrls.dram.bytesRead
                                             0
                                                            # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten
                                                            # Total number of bytes written to DRAM (Byte)
                                             0
system.mem_ctrls.dram.avgRdBW
                                              0
                                                             # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW
                                                             # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
                                              0
                                         12800.00
system.mem_ctrls.dram.peakBW
                                                               # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil
                                         0.00
                                                           # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead
                                            0.00
                                                              # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite
                                            0.00
                                                             # Data bus utilization in percentage for writes (Ratio)
                                                             # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.pageHitRate
                                            nan
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 532315000
                                                                                                   # Cumulative time (in
ticks) in various power states (Tick)
                                               0
system.mem_ctrls.dram.rank0.actEnergy
                                                              # Energy for activate commands per rank (pJ) (Joule)
system.mem ctrls.dram.rank0.preEnergy
                                                              # Energy for precharge commands per rank (pJ) (Joule)
                                               0
system.mem_ctrls.dram.rank0.readEnergy
                                               0
                                                              # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy
                                                               # Energy for write commands per rank (pJ) (Joule)
                                                0
system.mem ctrls.dram.rank0.refreshEnergy
                                                                # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy
                                                                 # Energy for active background per rank (pJ) (Joule)
                                              204408960
system.mem_ctrls.dram.rank0.preBackEnergy
                                                                      # Energy for precharge background per rank (pJ) (Joule)
system.mem ctrls.dram.rank0.actPowerDownEnergy
                                                                        # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy
                                                                        # Energy for precharge power-down per rank (pJ)
(Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy
                                                                    # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy
                                           204408960
                                                                   # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower
                                                384
                                                                 # Core power per rank (mW) (Watt)
system.mem\_ctrls.dram.rank0.totalIdleTime
                                                0
                                                               # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE
                                                   532315000
                                                                           # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF
                                                      0
                                                                     # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF
                                                        0
                                                                       # Time in different power states (Tick)
system.mem ctrls.dram.rank0.pwrStateTime::PRE PDN
                                                            0
                                                                           # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT
                                                       0
                                                                      # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN
                                                             n
                                                                           # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy
                                                              # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy
                                               0
                                                              # Energy for precharge commands per rank (pJ) (Joule)
system.mem ctrls.dram.rank1.readEnergy
                                                              # Energy for read commands per rank (pJ) (Joule)
                                               0
system.mem ctrls.dram.rank1.writeEnergy
                                                0
                                                               # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy
                                                 0
                                                                # Energy for refresh commands per rank (pJ) (Joule)
                                                  n
system.mem_ctrls.dram.rank1.actBackEnergy
                                                                 # Energy for active background per rank (pJ) (Joule)
system.mem ctrls.dram.rank1.preBackEnergy
                                              204408960
                                                                      # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy
                                                                        # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy
                                                                        # Energy for precharge power-down per rank (pJ)
                                                         0
system.mem_ctrls.dram.rank1.selfRefreshEnergy
                                                     0
                                                                    # Energy for self refresh per rank (pJ) (Joule)
                                           204408960
system.mem_ctrls.dram.rank1.totalEnergy
                                                                   # Total energy per rank (pJ) (Joule)
                                                384
system.mem_ctrls.dram.rank1.averagePower
                                                                 # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime
                                                0
                                                               # Total Idle time Per DRAM Rank (Tick)
                                                   532315000
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE
                                                                           # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF
                                                                     # Time in different power states (Tick)
                                                      0
system.mem ctrls.dram.rank1.pwrStateTime::SREF
                                                        0
                                                                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN
                                                             0
                                                                           # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT
                                                                      # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN
                                                             n
                                                                            # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED
                                                                     532315000
                                                                                              # Cumulative time (in ticks) in
various power states (Tick)
system.membus.transDist::ReadResp
                                            12732
                                                               # Transaction distribution (Count)
system.membus.transDist::WritebackDirty
                                              2179
                                                                # Transaction distribution (Count)
system.membus.transDist::CleanEvict
                                           11663
                                                               # Transaction distribution (Count)
                                                               # Transaction distribution (Count)
system.membus.transDist::ReadExRea
                                             2134
system.membus.transDist::ReadExResp
                                                                # Transaction distribution (Count)
                                              2134
system.membus.transDist::ReadSharedReq
                                              12732
                                                                 # Transaction distribution (Count)
system.membus.pktCount\_system.l2.mem\_side\_port::system.mem\_ctrls.port
                                                                             43574
                                                                                                # Packet count per connected
requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total
                                                            43574
                                                                               # Packet count per connected requestor and
responder (Count)
system.membus.pktCount::total
                                         43574
                                                            # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port
                                                                                               # Cumulative packet size per
connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total
                                                         272720
                                                                              # Cumulative packet size per connected requestor
and responder (Byte)
                                       272720
system.membus.pktSize::total
                                                            # Cumulative packet size per connected requestor and responder
```

```
system.membus.snoops
                                         0
                                                        # Total snoops (Count)
                                           0
                                                          # Total snoop traffic (Byte)
system.membus.snoopTraffic
system.membus.snoopFanout::samples
                                             14866
                                                                 # Request fanout histogram
system.membus.snoopFanout::mean
                                                              # Request fanout histogram
                                               0
                                              0
system.membus.snoopFanout::stdev
                                                             # Request fanout histogram
system.membus.snoopFanout::underflows
                                                 0
                                                      0.00%
                                                               0.00% # Request fanout histogram
system.membus.snoopFanout::0
                                                  100.00%
                                                             100.00% # Request fanout histogram
                                          14866
                                                 0.00% 100.00% # Request fanout histogram
system.membus.snoopFanout::1
system.membus.snoopFanout::overflows
                                                     0.00% 100.00% # Request fanout histogram
                                                0
system.membus.snoopFanout::min value
                                                                # Request fanout histogram
                                                 0
system.membus.snoopFanout::max_value
                                                 0
                                                                # Request fanout histogram
system.membus.snoopFanout::total
                                           14866
                                                               # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED
                                                                    532315000
                                                                                             # Cumulative time (in ticks) in
various power states (Tick)
                                             28708
system.membus.snoop_filter.totRequests
                                                                # Total number of requests made to the snoop filter. (Count)
system.membus.snoop filter.hitSingleRequests
                                                  13842
                                                                     # Number of requests hitting in the snoop filter with a single
holder of the requested data. (Count)
system.membus.snoop\_filter.hitMultiRequests
                                                   0
                                                                  # Number of requests hitting in the snoop filter with multiple
(>1) holders of the requested data. (Count)
                                               0
system.membus.snoop_filter.totSnoops
                                                             # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops
                                                                 # Number of snoops hitting in the snoop filter with a single
                                                   0
holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops
                                                  0
                                                                 # Number of snoops hitting in the snoop filter with multiple (>1)
holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp
                                          101668
                                                               # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty
                                                                # Transaction distribution (Count)
                                            17924
system.tol2bus.transDist::WritebackClean
                                             73910
                                                                # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict
                                          20747
                                                              # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq
                                            11105
                                                               # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp
                                            11105
                                                                # Transaction distribution (Count)
                                                                # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq
                                             74038
system.tol2bus.transDist::ReadSharedReq
                                             27630
                                                                 # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port
                                                                                      221986
                                                                                                           # Packet count per
connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port
                                                                                      116141
                                                                                                           # Packet count per
connected requestor and responder (Count)
                                       338127
system.tol2bus.pktCount::total
                                                            # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port
                                                                                    2367168
                                                                                                          # Cumulative packet
size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port
                                                                                     906544
                                                                                                          # Cumulative packet
size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total
                                                            # Cumulative packet size per connected requestor and responder
(Byte)
system.tol2bus.snoops
                                     14159
                                                         # Total snoops (Count)
system.tol2bus.snoopTraffic
                                       34864
                                                           # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples
                                           126932
                                                                # Request fanout histogram
system.tol2bus.snoopFanout::mean
                                         0.002497
                                                                # Request fanout histogram
system.tol2bus.snoopFanout::stdev
                                        0.049912
                                                               # Request fanout histogram
system.tol2bus.snoopFanout::underflows
                                                    0.00%
                                                              0.00% # Request fanout histogram
system.tol2bus.snoopFanout::0
                                        126615
                                                  99.75%
                                                            99.75% # Request fanout histogram
system.tol2bus.snoopFanout::1
                                          317
                                                 0.25%
                                                         100.00% # Request fanout histogram
system.tol2bus.snoopFanout::2
                                           0
                                                0.00%
                                                        100.00% # Request fanout histogram
system.tol2bus.snoopFanout::3
                                           0
                                                0.00%
                                                        100.00% # Request fanout histogram
system.tol2bus.snoopFanout::4
                                                0.00%
                                                        100.00% # Request fanout histogram
                                           0
system.tol2bus.snoopFanout::overflows
                                               0
                                                   0.00%
                                                            100.00% # Request fanout histogram
system.tol2bus.snoopFanout::min_value
                                               0
                                                              # Request fanout histogram
system.tol2bus.snoopFanout::max_value
                                                              # Request fanout histogram
                                               1
system.tol2bus.snoopFanout::total
                                         126932
                                                             # Request fanout histogram
system.tol 2 bus.power\_state.pwrStateResidencyTicks::UNDEFINED
                                                                   532315000
                                                                                            # Cumulative time (in ticks) in
various power states (Tick)
system.tol2bus.snoop_filter.totRequests
                                                               # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests
                                                112581
                                                                     # Number of requests hitting in the snoop filter with a single
holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests
                                                  0
                                                                 # Number of requests hitting in the snoop filter with multiple
(>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops
                                            317
                                                             # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops
                                                317
                                                                  # Number of snoops hitting in the snoop filter with a single
holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops
                                                0
                                                                # Number of snoops hitting in the snoop filter with multiple (>1)
```

(Byte)

holders of the requested data. (Count	1	# Waltaga in Walta (Walta)
system.voltage_domain.voltage	1	# Voltage in Volts (Volt)
system.workload.inst.arm	0	# number of arm instructions executed (Count)
system.workload.inst.quiesce	0	# number of quiesce instructions executed (Count)
End Simulation Statistics		

This is the final result.

THE END