

Intel 80286/80386/80486



	80286	80386	80486
Date	1982	1985	1989
CPU speed	6 - 25 MHz	12- 40 MHz	16 - 100 MHz
Cores	1	1	1
Registers (Programmer)	8, 15 total	16, ?	16, ?
RAM	16 MB	4 GB	4 GB
Functional Units	4	6	9
Pipeline stages	3	3	5
Cache off chip	0	Yes (support)	Yes (support)
Cache on chip	0	0	8 KB
Transistors	134,000	275,000	> 1,000,000

Specifications

i286 Features

- 16-bit registers & data bus, 24-bit address
- Addresses 1 GB of virtual memory
- MMU
- Task Management
- Protection Mechanism
- Built-in memory protection
- Operates in Real and Protected mode

i386 Features

- 32-bit registers, address, & data bus
- Backwards Compatibility with 80x86 CPUs
- Improved Protected Mode
- Paged Virtual Memory
- Virtual-86 Mode

i486 Features

- On-chip 8 KB Level 1 Cache
- Integrated FPU
- Improved MMU performance
 - Memory segmentation and paging are supported
 - Address management and memory-space protection mechanisms
- Tightly coupled pipelining
 - Fetching, decoding, address translation overlapped
 - => Single Cycle Execution


Pipeline Stages

286 and 386 Pipeline stages

- Fetch
- Decode
- Execute


486 Pipeline stages

- Fetch:
 - Load 16 bytes of instructions into prefetch buffer
- Decode1:
 - Determine instruction length
 - Determine instruction type
- Decode2:
 - compute memory address
 - generate immediate operands
- Execute
 - Read register operands
 - Compute ALU function
 - Read/write memory
- Write-Back
 - Update register file




i286 - Internal Block Diagram

- Code Prefetch Unit *Half IU
 - Program look ahead func.
 - 16-byte Code Queue
- Instruction Decode Unit *Half IU
 - Takes from Prefetch Queue
 - Translates instructions into microcode
 - Stores in 3-deep instruction queue for EU
- Segmentation Unit *AU
 - Translates logical address into linear addresses
 - Checks for bus-cycle segmentation violations
 - Linear addr. -> Paging unit
- Paging Unit * NEW
 - Translates linear addr. to physical addr.




i386 - Block Diagram

- Cache Unit *NEW
 - 4-way set associative
 - Closely coupled with IPU
- Control Unit *Half EU
 - Interprets instructions from IDU
 - Controls IU, FPU, SU
- Integer (datapath) Unit *Half EU
 - Identifies where data is
 - Performs arithmetic & logic operations, in 386 instruction set
- Floating-point Unit *NEW



i486 - Internal Architecture



References

Intel Corporation. "iAPX 286 Programmer's Reference Manual." Intel Corporation, 1983. <http://bitsavers.trailing-edge.com/pdf/intel/80286/210498-001_1983_iAPX_286_Programmers_Reference_1983.pdf > 12 Aug. 2012. Web. 1 Nov. 2013.

Intel Corporation. "i486 Microprocessor Hardware Reference Manual." Intel Corporation, 1990. <http://bitsavers.informatik.uni-stuttgart.de/pdf/intel/_dataBooks/1990_i486_Microprocessor_Hardware_Reference_Manual.pdf> 13 Jan. 2010. Web. 11 Nov. 2013.

Intel Corporation. "i486 Microprocessor Programmer's Reference Manual." Intel Corporation, 1990. <http://bitsavers.trailing-edge.com/pdf/intel/80486/i486_Processor_Programmers_Reference_Manual_1990.pdf > 13 Aug. 2012. Web. 1 Nov. 2013.

References

- Intel Corporation. "80286 Hardware Reference Manual." Intel Corporation, 1987. <http://bitsavers.trailing-edge.com/pdf/intel/80286/210760-002_80286_Hardware_Reference_Manual_1987.pdf> 13 Aug. 2012. Web. 1 Nov. 2013.
- Intel Corporation. "80386 Programmers Reference Manual." Intel Corporation, 1986. <http://bitsavers.trailing-edge.com/pdf/intel/80386/230985-001_80386_Programmers_Reference_Manual_1986.pdf> 13 Aug. 2012. Web. 11 Nov. 2013.
- Intel Corporation. "80386 Hardware Reference Manual." Intel Corporation, 1986. <http://bitsavers.trailing-edge.com/pdf/intel/80386/231732-001_80386_Hardware_Reference_Manual_1986.pdf> 12 Aug. 2012. Web. 11 Nov. 2013.
- "Intel 80286." *Wikipedia*. Wikimedia Foundation, 11 Nov. 2013. Web. 14 Nov. 2013.
- "Intel 80386." *Wikipedia*. Wikimedia Foundation, 11 Nov. 2013. Web. 14 Nov. 2013.
- "Intel 80486." *Wikipedia*. Wikimedia Foundation, 11 Dec. 2013. Web. 14 Nov. 2013.

Questions?