# **NC State University**

# **Department of Electrical and Computer Engineering**

# **ECE 745 ASIC VERIFICATION**

**Fall 2015** 

# LC3 MICROCONTROLLER VERIFICATION BUG REPORT

Group 23

#### **Brief Introduction**


Verification is to verify whether the design meets the specifications.


In this project there are 7 unknown bugs for LC3 Microcontroller, and the testbench is able to detect all of them.

# Methodology

It is natural to think of two ways to write the testbenches:

# Strategy 1:





## **Strategy 1:**

**Description**: Golden reference follow the same data/control flow as DUT does, in other words, each golden reference is fed by the logically previous golden reference's output.

Analysis: Bugs of the first few blocks will be carried to the successors.

## **Strategy 2:**

**Description**: Golden reference follow the same data/control flow differently than DUT does, in other words, each golden reference is fed by the logically previous DUT's output.

Analysis: Bugs of the first few blocks will not be carried to the successors.

In conclusion, Strategy 2 is used to detect the potential bugs in each individual block.

#### Results

# **Bug 1:**


The bug 1 is in **Fetch Stage**.

The output of the DUT pc and npc are both incorrect in the way of correct\_value-1. For example, if correct output (golden reference) are (0036, 0037), the actual output is (0035, 0036).

# Report Segment Example of Bug 1:

```
275BUG IN FETCH DUT pc DUT = af3d | pc = af3e
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =af3e
  275BUG IN FETCH DUT npc DUT = af3e | npc = af3f
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =af3e
  285BUG IN FETCH DUT pc DUT = af3e | pc = af3f
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =af3e
  285BUG IN FETCH DUT npc DUT = af3f | npc = af40
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =af3e
  295BUG IN FETCH DUT pc DUT = af3f | pc = af40
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =af3e
  295BUG IN FETCH DUT npc DUT = af40 | npc = af41
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =af3e
  305BUG IN FETCH DUT pc DUT = af40 | pc = af41
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =0009
  305BUG IN FETCH DUT npc DUT = af41 | npc = af42
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =0009
  315BUG IN FETCH DUT pc DUT = af41 | pc = af42
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =af37
  315BUG IN FETCH DUT npc DUT = af42 | npc = af43
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =af37
  325BUG IN FETCH DUT pc_DUT = af42 | pc = af43
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =af30
  325BUG IN FETCH DUT npc DUT = af43 | npc = af44
enable Fetch=1 | enable updatePC=1 | br taken=0 | taddr =af30
  335BUG IN FETCH DUT pc DUT = af43 | pc = af44
enable Fetch=0 | enable updatePC=0 | br taken=0 | taddr =fffc
  335RUG IN FETCH DUT npc DUT = af44 | npc = af45
```

#### Waveform Example of Bug 1:



## **Bug 2:**


The bug 2 is in **Decode stage.** 

The output signal W\_Control of the DUT is always 1 while it should be 0 (as golden reference shows).

# Report Segment Example of Bug 2:

```
55BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=9cbf | npc in=3003
  65BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=5a29 | npc in=3004
  75BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=963f | npc in=3005
  85BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=51b0 | npc in=3006
  95BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=6339 | npc in=3007
 115BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=0 | Instr dout=11aa | npc in=3009
 125BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=11aa | npc in=3009
 135BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=5884 | npc in=300a
 155BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=9cbf | npc in=300c
 165BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=2ac8 | npc in=300d
 185BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=0 | Instr dout=94bf | npc in=300f
 195BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=94bf | npc in=300f
 205BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
enable decode=1 | Instr dout=5b86 | npc in=3010
 225BUG IN DECODE DUT W Control DUT = 01 | W Control = 00
```

## Waveform Example of Bug 2:



## **Bug 3:**

# The bug 3 is in **Execute stage.**

The correct output of NZP should have x1x format, but the acutal output signal NZP of the DUT is x0x. For example, the output NZP signal of the DUT is 000 rather than 010.

# Report Segment Example of Bug 3:

```
enable execute=0 | M_Control_in=0 | Mem_Control_in=0 | E_control=06 | IR=0718 | npc=af5d | VSR1=8d88 | VSR2=0004 | Mem_Bypass_Val=976d | bypass_alu_1 =0 | bypass_alu_2 =0 | bypass_mem_1 =0 | bypass_mem_2 =0 | IR=0718 | IR=0718 | npc=af5d | VSR1=8d88 | VSR2=0004 | Mem_Bypass_Val=976d | bypass_alu_1 =0 | bypass_alu_2 =0 | bypass_mem_1 =0 | bypass_mem_2 =0 | IR=0718 | npc=af5d | vSR1=8d88 | VSR2=0004 | Mem_Bypass_Val=976d | bypass_alu_1 =0 | bypass_alu_2 =0 | bypass_mem_1 =0 | bypass_mem_2 =0 | IR=0718 | npc=af5d | vSR1=8d88 | vSR2=0004 | Mem_Bypass_Val=976d | bypass_alu_1 =0 | bypass_alu_2 =0 | bypass_mem_1 =0 | bypass_mem_2 =0 | IR=0718 | npc=af5d | vSR1=8d88 | vSR2=0004 | Mem_Bypass_Val=976d | bypass_alu_1 =0 | bypass_alu_2 =0 | bypass_mem_1 =0 | bypass_mem_2 =0 | IR=0718 | npc=af5d | vSR1=8d88 | vSR2=0004 | Mem_Bypass_Val=976d | bypass_alu_1 =0 | bypass_alu_2 =0 | bypass_mem_2 =0 
  1265BUG IN EXECUTE DUT NZP DUT = 001 | NZP = 011
enable execute=0 | M_Control_in=0 | Mem_Control_in=0 | E_control=06 | IR=0df7 | npc=aeal | VSR1=92a7 | VSR2=5403 | Mem_Bypass_Val=3aef | bypass_alu_1 = 0 | bypass_alu_2 = 0 | bypass_mem_1 = 0 | bypass_mem_2 = 0 | IR=0df7 | IR=0df7 | NSR2=5403 | Mem_Bypass_Val=3aef | bypass_alu_2 = 0 | bypass_alu_2 = 0 | bypass_mem_2 = 0 | IR=0df7 | NSR2=5403 | Mem_Bypass_Val=3aef | bypass_alu_2 = 0 | bypass_alu_2 = 0 | bypass_mem_2 = 0 | IR=0df7 | NSR2=5403 | Mem_Bypass_Val=3aef | bypass_alu_2 = 0 | bypass_alu_2 = 0 | bypass_mem_2 = 0 | 
23359UG IN EXECUTE DUT NZP DUT = 001 | NZP = 011
enable execute=0 | N_Control in=0 | Mem_Control in=0 | E_control=06 | IR=07e0 | npc=9f82 | VSR1=0000 | VSR2=df52 | Mem_Bypass Val=68a0 | bypass_alu 1 = 0 | bypass_alu 2 = 0 | bypass_mem_1 = 0 | bypass_mem_1 = 0 | bypass_mem_1 = 0 | bypass_mem_2 = 0 | bypass_mem_2 = 0 | bypass_mem_3 = 0 
enable execute=0 | W_Control_in=0 | Mem_Control_in=0 | E_control=06 | IR=05da | npc=030b | VSR1=0004 | VSR2=4176 | Mem_Bypass_Val=ce9b | bypass_alu_1 = 0 | bypass_alu_2 = 0 | bypass_mem_1 = 0 | bypass_mem_2 = 0
   8175BUG IN EXECUTE DUT NZP_DUT = 100 | NZP = 110
 enable execute-0 | W Control in-0 | Mem Control in-0 | E control-06 | IR-0d7b | npo-f8a9 | VSR1=ffff | VSR2=f1f3 | Mem Bypass Val=786b | bypass alu 1 = 0 | bypass alu 2 = 0 | bypass mem 1 = 0 | bypass mem 2 = 0
 11955BUG IN EXECUTE DUT NZP_DUT = 001 | NZP = 011
 enable execute-0 | W Control in-0 | Mem Control in-0 | E_control in-0 | E_
 12425BUG IN EXECUTE DUT NZP_DUT = 000 | NZP = 010
 enable execute-0 | W Control in=0 | Mem Control in=0 | E control in=0 | Bypass mem 1 =0 | bypass mem 2 =0
 14425BUG IN EXECUTE DUT NZP_DUT = 100 | NZP = 110
 enable execute-0 W Control in=0 | Mem Control in=0 | E control=06 | IR=0d0f | npc=0035 | VSR1=0005 | VSR2=ffff | Mem Bypass Val=ca22 | bypass alu 1 = 0 | bypass alu 2 = 0 | bypass mem 1 = 0 | bypass mem 2 = 0
15675BUG IN EXECUTE DUT NZP_DUT = 001 | NZP = 011
 enable execute=0 | W_Control in=0 | Mem_Control in=0 | E_control=06 | IR=07b7 | npc=ff2c | VSR1=0000 | VSR2=0000 | Mem_Bypass_Val=12c7 | bypass_alu_1 =0 | bypass_alu_2 =0 | bypass_mem_1 =0 | bypass_mem_2 =0
17385BUG IN EXECUTE DUT NZP DUT = 000 | NZP = 010
 enable execute=0 | W_Control in=0 | Mem_Control in=0 | E_control=06 | IR=04eb | npc=0010 | VSR1=0010 | VSR2=10f | Mem_Eypass_Val=ff34 | bypass_alu_1 =0 | bypass_alu_2 =0 | bypass_mem_1 =0 | bypass_mem_2 =0
18435BUG IN EXECUTE DUT NZP DUT = 000 | NZP = 010
 enable_execute=0 | W_Control_in=0 | Mem_Control_in=0 | E_control=06 | IR=05bf | npo=00a3 | VSR1=6bce | VSR2=0000 | Mem_Bypass_Val=92cf | bypass_alu_1 = 0 | bypass_alu_2 = 0 | bypass_mem_1 = 0 | bypass_mem_2 = 0
INSURANCE DUT NOT DUT = 001 | MEP = 011

CONSISTING IN EXECUTE DUT NOT P DUT = 001 | MEP = 011

CONTROL IN-00 | Mem_Control_in-0 | Mem_Control_in-0 | E_control=06 | IR=0663 | npc=0011 | VSR1=ffff | VSR2=fff7 | Mem_Eypass_Val=84ea | bypass_alu_1 = 0 | bypass_alu_2 = 0 | bypass_mem_1 = 0 | bypass_mem_2 = 0

Thinks 2
```

# Waveform Example of Bug 3:

5d05 002e 0	110	11		706								
5d05 002e		111		.06								
5d05 002e		11		.06								
5d05 002e		11		06							ے کا رہے تا	_
5d05 002e		11		06								
5d05 002e		11		06						والأسام		
002e	[5b60				01	20			11	06	01	11
002e	[5b60											
002e	I5b60											س کال
		5b02	5a83	a9d3	1700	937f	92ff	957f	57c3	26cb	15c2	5742
0	002f	0030	0031	0032	0033	0034	0035	0036	0037	0038	0039	003a
				1	.0					1	0	
0064	0000	0064	93a4	0224	0064	0180	Oca9	0180	0224	Oca9	0224	0180
0000	23c8	93a4	01c0	23c8		0224			Oca9	23c8	fe7f	
881d	3e2d	8ade	b5a1	effb	e8e1	, 962d	8eb6	0df2	c540	a2e2	0de6	b429
0						10					1	Io
												00a3
												00a3
	1,7				.4	5	3	.5		1,7		
		-14	.3	0		17			-12		. 2	كرك
									2	- 17		2
	10000	.23c8	,93a4	.01c0	,23c8		10224			Oca9	,23c8	fe7f
12e1	.5d05	,5b60	5502	,5a83	a9d3	1700	.937f	,92ff	9571	.5/c3	,26cb	15c2
-												
	0	01c1 0000 01c1 0000 4 5 5 0 1 6 91e4 0000	0 0101 000000	0 0 0024 01c1 0000 0024 4 5 4 2 5 10 12 3 1 6 15 91e4 0000 2338 9344	0   01c1   0000   0024   0180   01c1   0000   0024   0180   01c1   0000   0024   0180   01c1   01c2   01c2	0	0	0	0	0	0	0

#### **Bug 4:**


The bug 4 is in Memory Access stage.

The output signal Data rd of the DUT is always 0 while it should be 1, as the golden reference shows.

#### Report Segment Example of Bug 4:

```
105BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=0 | M Data=0000 | M addr=fff2 | Data dout=cc69
  175BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=0 | M Data=0007 | M addr=30d4 | Data dout=af38
  745BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=1 | M Data=aflf | M addr=ff68 | Data dout=8d8f
1125BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=1 | M Data=8d0c | M addr=afd8 | Data dout=55ef
1345BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=0 | M Data=0004 | M addr=0014 | Data dout=92b1
1415BUG IN MEMORY ACCESS DUT Data rd_DUT = 0 | Data_rd = 1
mem state=0 | M Control=0 | M Data=92b1 | M addr=ad89 | Data dout=ec9e
1555BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=0 | M Data=92b5 | M addr=aef1 | Data dout=9e7d
1645BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=1 | M Data=92b5 | M addr=af2c | Data dout=5403
 1715BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=0 | M Data=5403 | M addr=ae94 | Data dout=9f5d
 2045BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=0 | M Data=5403 | M addr=9fb4 | Data dout=b73e
 2825BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=1 | M Data=fff3 | M addr=53c1 | Data dout=9407
 2905BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=1 | M Data=fff3 | M addr=549b | Data_dout=c6e0
3205BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=0 | M Data=0000 | M addr=540d | Data dout=b9f7
 3795BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=0 | M Data=0000 | M addr=0001 | Data dout=f31b
 3875BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem_state=0 | M_Control=0 | M_Data=0000 | M_addr=518e | Data_dout=c4a5
 4425BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=0 | M Data=3e92 | M addr=3e9c | Data dout=5f37
 4675BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
mem state=0 | M Control=1 | M Data=c182 | M addr=54df | Data_dout=2d09
 5085BUG IN MEMORY ACCESS DUT Data rd DUT = 0 | Data rd = 1
```

#### Waveform Example of Bug 4:




## **Bug 5:**


# The bug 5 is in WriteBack stage.

The output signals VSR1 and VSR2 of the DUT are both incorrect, however, this bug is hard to describe, so we put both hex and bin formats to compare the actual output signals VSR1 AND VSR2 of the DUT and the golden reference.

# Report Segment Example of Bug 5 in hex:



## Waveform Example of Bug 5:



## Bug 6:


The bug 6 is in **Control stage.** 

The output signal bypass\_alu\_1 is always 1 while it should be 0, as the golden reference shows.

# Report Segment Example of Bug 6:

```
435BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=9c3f IR=e5ee IR Exec=leff NZP=0 psr=4
1195BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=5180 IR=e5ba IR Exec=5de4 NZP=0 psr=1
1415BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=1d43 IR=2f09 IR Exec=5867 NZP=0 psr=1
1485BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=1003 IR=eb50 IR Exec=5b07 NZP=0 psr=4
1635BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr_dout=5f05 IR=a098 IR Exec=5584 NZP=0 psr=2
9455BUG in CONTROLLER DUT bypass_alu_1_DUT = 1 | bypass_alu_1 = 0
Instr dout=5bae IR=227d IR Exec=933f NZP=0 psr=4
10565BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=56a6 IR=294c IR Exec=5a80 NZP=0 psr=4
10785BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=1845 IR=e2a4 IR Exec=55be NZP=0 psr=1
13275BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=5b00 IR=202d IR Exec=907f NZP=0 psr=1
14575BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=5537 IR=2425 IR Exec=5145 NZP=0 psr=4
15825BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=9f3f IR=eddb IR Exec=5e03 NZP=0 psr=1
17645BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=516e IR=abac IR Exec=5cf8 NZP=0 psr=1
18245BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=92ff IR=a6ef IR Exec=16a2 NZP=0 psr=2
19715BUG in CONTROLLER DUT bypass_alu_1_DUT = 1 | bypass_alu_1 = 0
Instr dout=9fbf IR=e65c IR Exec=13e0 NZP=0 psr=4
22785BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=52f7 IR=2460 IR Exec=1243 NZP=0 psr=4
23085BUG in CONTROLLER DUT bypass alu 1 DUT = 1 | bypass alu 1 = 0
Instr dout=15c2 IR=26cb IR Exec=57c3 NZP=0 psr=4
```

# Waveform Example of Bug 6:



## **Bug 7:**


# The bug 7 is still in **Control stage.**

The output signal mem\_state is always 1 while it should be 3, and enable\_wb 0 while it should be 1, as the golden reference shows. This problem is very explicit when we pass the STI instruction to the controller.

Report Segment Example of Bug 7:

```
705BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  715BUG in CONTROLLER DUT mem_state_DUT = 01
                                             mem state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  725BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  735BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
                                              psr=1
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
  745BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  755BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  765BUG in CONTROLLER DUT mem_state_DUT = 01 | mem_state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  775BUG in CONTROLLER DUT mem state DUT = 01 | mem_state = 11
Instr_dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
 785BUG in CONTROLLER DUT mem_state_DUT = 01 | mem_state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  795BUG in CONTROLLER DUT mem_state_DUT = 01 | mem_state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  805BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
                                              psr=1
Instr_dout=5bc6 IR=93ff IR_Exec=b20b NZP=0
  815BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
Instr_dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  825BUG in CONTROLLER DUT mem_state_DUT = 01 | mem_state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  835BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  845BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
                                              psr=1
  855BUG in CONTROLLER DUT mem_state_DUT = 01 | mem_state = 11
                                              psr=1
Instr dout=5bc6 IR=93ff IR Exec=b20b NZP=0
 865BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
Instr dout=5bc6 IR=93ff
                         IR Exec=b20b NZP=0
                                              psr=1
  875BUG in CONTROLLER DUT mem state DUT = 01 | mem state = 11
```

#### Waveform Example of Bug 7:



We made use of Assertions in our code. Due to the bug in the code. The following assertion properties are some of them which weren't satisfied.

```
1.property CTRL mem state 1 2;
@(posedge clock)
(mem state == 2'b01) && (IR Exec[15:12] == 4'b1011) |=> mem state == 2'b10;
 endproperty
 assert property (CTRL mem state 1 2);
 cover property (CTRL mem state 1 2);
2. property CTRL mem state 3 2;
 @(posedge clock)
  (mem state == 2'b11) && (IR[15:12] == 4'b1011) |=> mem state == 2'b01 ##1 mem state == 2'b10;
 endproperty
  assert property (CTRL mem state 3 2);
  cover property (CTRL mem state 3 2);
3. property CTRL enable mem state STI;
  @(posedge clock)
  (IR[15:12] == 4'b1011) => mem state == 2'b01 ##1 mem state == 2'b10 ##1 mem state == 2'b11;
 endproperty
  assert property (CTRL enable mem state STI);
  cover property (CTRL enable mem state STI);
4.property CTRL enable mem state STI LDI;
  @(posedge clock)
  (IR[15:12] == 4'b1010 \parallel IR[15:12] == 4'b1011) \mid => \text{ mem state} == 2'b01 \#2 \text{ mem state} == 2'b11;
        endproperty
        assert property (CTRL enable mem state STI LDI);
        cover property (CTRL enable mem state STI LDI);
```

These assertions were related to the STI instructions