
$2, (i)  \mathcal{J}_1 = \chi$	
$K_1 = (XQ_2')'$	
J <sub>2</sub> = X	
K2 = (XQ1)'	
$Z = X \oplus Q_2'$	
$Q_{1}^{\dagger} = J_{1} Q_{1}^{\prime} + K_{1}^{\prime} Q_{1}$	
$= \chi Q_1' + \chi Q_1 Q_2'$	
$Q_2^{\dagger} = J_2 Q_2^{\prime} + K_2^{\prime} Q_2$	
$= XQ_2' + XQ_1Q_2$	


0102	Qit Qt		Z		
	X = 0	X = 1	X = 0	X = 1	
0 0	0 0	1 1	1	0	
01	0 0	10	0	and the same of th	j .
10	0 0	1 1	Albas	0	
11	0 0	01	0		*




So: reset

SI IXXX

52 01xx




```
module mult fast(
 output reg[7:0] P, // product
 input[3:0] A, B,
                     // multiplicand and multiplier
             // clock (posedge)
  input clk
  );
  // stage 0 (input)
  reg[3:0] a_s0, b_s0;
  always @(posedge clk) begin
   a s0 \ll A;
   b_s0 \ll B;
  end
  // stage 1
 wire[3:0] pp0 = a_s0 \& \{4\{b_s0[0]\}\}; // ignore the delays of AND gates
 wire[4:1] pp1 = a_s0 \& \{4\{b_s0[1]\}\}; // ignore the delays of AND gates
  wire[5:2] pp2 = a_s0 \& \{4\{b_s0[2]\}\}; // ignore the delays of AND gates
 wire [6:3] pp3 = a s0 & \{4\{b\ s0[3]\}\}; // ignore the delays of AND gates
 reg[5:1] sum1;
  always @(pp0, pp1)
    sum1[5:1] <= #7 pp0[3:1] + pp1[4:1]; // delay of the 4-bit adder
  reg[7:3] sum3;
  always @(pp2, pp3)
    sum3[7:3] <= #7 pp2[5:3] + pp3[6:3]; // delay of the 4-bit adder</pre>
  reg[5:0] sum1 s1;
  reg[7:2] sum3_s1;
  always @(posedge clk) begin
   sum1_s1 <= {sum1, pp0[0]};
   sum3_s1 <= {sum3, pp2[2]};
  end
  // stage 2 (outout)
 reg[7:2] sum2;
  always @(sum1_s1, sum3_s1)
    sum2[7:2] \le #8 sum1 s1[5:2] + sum3 s1[7:2]; // delay of the 6-bit adder
  always @(posedge clk) begin
    P <= {sum2, sum1_s1[1:0]};</pre>
  end
endmodule
```



5(1)

The minimum clock cycle is 8 ticks.

5(2)



## 6(1)

Assume the clock cycle is 10 microseconds.

A logic operation can be done within 10 microseconds. That is to say  $\frac{1}{10\times 10^{-6}}=10^5$  logic operations can be done per second.

Therefore, the throughput is  $10^5$ .

## 6(2)

With the implementation of mult\_fast, stage 0 can be done with no delay, stage 1 can be done with a delay of 7 microseconds, and stage 2 can be done with a delay of 8 microseconds.

Though stage 1 can be done with a delay of 7 microseconds, it still takes a clock cycle to move on to stage 2.

Therefore, the latency is 10 + 8 = 18 microseconds.