Ex. No.: 4

Date: 17/10/19

Design of Half Adder and Full Adder circuits

Aim: To verify the treath tables of Half Adders and Full Adders circuit and its concresponding, waveforms in Capture CIS.

Apparatus/Tool required:


ORCAD / PSpice simulator - > 7400 Library - 7408, 7432 & 7486 Source Library - Digclock

Simulation Settings: Analysis Type - Time Domain


Run to time: 4ms (for Half Adder) Run to time: 8ms (for Full Adder)

Circuit Diagram:


Half - Adder Circuit




Full - Adder Circuit





Half-Adder Circuit:





Full-Adder Circuit:





Theory:


Half Adder Circuit:

Truth Table

A	В	S=A⊕B	С=А.В
0	0	O	0
0	1	1	0
1	0	1	0
1	1	0	1

Model Timing Diagram:

Half – Adder




Full Adder Circuit

Truth Table

A	В	С	S=A⊕B⊕ C	C= (A⊕B).C+A.B
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Model Timing Diagram:

Full - Adder



Procedure:
£.
9
·
·
The half adder and full adders circuit
Result: 7 the half a does and matout wave forms
· Pied in simulation wavelound
have been verafied in simulation volveraling
The half adder and full adder experiments have been periformed wing Capture CIS.
land been perstormed wing Capture CIS.
nove been promonding
The truth table and its corresponding
wave forms have been verified;
200
A Cook of
Reg. No: 19 BCE 2105 Name: SHARADINDU A. Date: 17/10/19
18