
CSE 1003 / Digital Logic & Design

ASSESSMENT-6

H Sharadindu Adhikari, 19BCE2105

Q1. Verify the characteristic table of D and T flip-flops.

D-flip-flop:




CLK	D	Qnti
0	×	Q_n
١	0	0
1	1	, 1


Exception table :

\mathbb{Q}_n	Qn+1	D
0	0	0
0	1	ı
1	0	0
1	1	1

	characteristic	table	0	Pn+	= D
--	----------------	-------	---	-----	-----

Q_n	D	Q_{n+1}
0	0	0
0	1	1
. 1	0	0
. 1	l	. 1





CLK	T	Qntl
0	X	Q_n
1	0	Q_n
í	1	$\overline{\mathbb{Q}}_n$


characteristic table:

 $Q_{n+1} = Q_{n} \oplus T$

\mathbb{Q}_n	T —	Qn+1
O	0	0
0	1	1
1	0	1
1		0

Q2. Design a SISO and PIPO shift register.

501":
@ 4-Bit SISO negister:



9

M

1


-0

TO


1

71 D

1




∅ 4-Bit PIPO Register:-



4-Bit parallel dator Input

Q3. Design a 2-bit Counter.

Designing a 2-Bit counter (synchronous) using J&K
Flip-flop:



present:	state	Nexts	ta le	Fup-flog	· Inpub
A	Ao	A ₁ +	40	TAI	τA_o
0	O	0	1	0	1
0	١	١	0	1	1
1	0	١	1	0	1
1	· 1	0	O	I	Į
$TA_1 = A_0$ $TA_0 = 1$					