
Digital Logic and Design EXAM-2 / part-B Sharadindu Adhikari | 19BCE 2105

Design and compare 4-bit adder / subtractor circuit using two's and one's complement for subtraction. Show your design for deducing the correct result (positive on negative) on subtraction.

50/1

lets consider a 4-bit adder/subtractor which uses one's complement:



If x=0, sum = A+B+Cin = A+B+0 = A+BIf x=1, sum = A+ (one's complement of B) + Cin= A+ (one's complement of B) + I= A-B

6660000

13

13

ادر او،

e C

CP


9

,...

In the above circuit, when the 4th addition operation takes place, and the sum output exceeds the 4-bit, then the carry-out bit is considered as the MSB of the output. In subtraction operation, if the carry-out bit is I, the sum output is considered to be positive and the carry-out bit is neglected.

But in subtraction operation when the corry-out becomes Zerro, the actual answer is considered to be negative and the sum output has to be calculated further in two's complement method, it means when a 4-bit subtraction operation produces a negative value, it fives a half-calculated output which has to be further deduced.

To solve the problem, we can design the following unuit:



D Truth-table of XOR fate which produces final comy;

<u>X</u>	Cont	Final Carry / Signal Bit
0	0	0
0	1	1
Ţ	0	1
1	1	0

a Explanation of the changed design which was two's complement:

In this circuit, NOT gate is inverting the carry-out result of 1st adder chip and the AND gate is pawing active high signal only when the bit X is I (i.e. subtraction operation is operated) and carry-out bit is Zero (i.e. the actual answer becomes negative). Thus when the subtraction operation produces the negative result, an active high signal is passed to the XOR gates of the 2nd controlled inverter and it passes one's complement of the sum, output of the 1st adder chip (i.e. S_1 , S_2 , S_3 , S_4). The same signal is passed to the LSB of A bit (i.e. A_1); the tremaining A bits (i.e. A_2 , A_3 , A_4) and carry-in bit of the 2nd adder chip are set to ground (i.e. 0). This produces the two's complement of the previous sum output and generates final output along with the sign bit.

In case of addition & subtraction (where X=0), which produces positive trexult, the trexult of AND gate becomes zero and the sum output of the 1st adder chip tremains unchanged, because the controlled inventer directly passes the inputs to the outputs than the previous sum output. In case of 4-bit addition which produces 4-bit sum with zero in carry-out bit, is represented in sign magnitude form in the final nesult, because there the sign bit is also zero.

In case of 4-bit addition producing 4-bit sum with a carry-out bit I, the final result implements the 5-bit sum result, no-sign bit in there's needed as the number must be positive. When the subtraction takes place where the answer is positive, the sign bit is positive, i.e., Zero.

Hence, the accurate result of addition and subtraction comes out at once by using "Adder / subtractor using two's complement".