DA-1 cA-2

Fa11 2020

3

3

E Sharadindu Adhikani; 19BCE2105

Q1. Consider a computer that has a byte-addressable memory organized in 32-bit words according to the Big-endian scheme. A programmends ASCII characters entered at a keyboard and stores them in successive byte locations, starting at location 1000.

Show that the contents of the two memory words at locations 1000 and 1004 after word "COMPUTER" has been entered.

The computer that has a byte addressable memory organized in 32-bit words according to the Big-enlian scheme reads the ASCII characters of the word "COMPUTER" entered at the Keyboard and stores them starting at location 1000 are as follows!

Hexadecimal equivalent of ASCII value: -

0100 - 0011 (BCD) 43 (Hexadeumal) OK 4F (Henadecimal) 0100 - 1111 (BCD) OR 0100 - 1101 (BCD) 41) (Hexadecimal) OTT 50 (Hexadecimal) (BCD) - 0000 0101 07 - 0101 (BCD) 55 (Heroadecimal) 0101 - 0100 (BCD) 54 (Hexadecimal) 0100 - 0101 (BCD) 45 (Hexadecimal) 52 (Hexadecimal) 0101 - 0010 (BCD) ore

The two words at 1000 and 1004 are ->

COMP stored at location 1000 to 1003, and UTER stored at location 1004 to 1007.

50, they are 434F4D50 and 55544552.

¿ p.t.o. >

. No. 1100A

) (TA) se cost 1011

(New Jake xall) Or and the second of the se

(Spinisherset) pli in crist) in (

and a second second second

and the second of the second

- Q2. A percipheral device wants to read by words from memory, locations with address 1800. The transfer is by means of DMA.
 - (a) Give the initial values that the CPU must transfer to the DMA controller.
 - (b) Give step-by-step account of the actions taken during the process of the first two roads.

(a) Whenever a peripheral device requests the DMA for a reead on write operation the DMA sends BR (Bus request) signal to the CPU. Now the CPU don't immediately send the Bus grant signal to the DMA; prior to that the CPU stores 3 important values in registers associated to the DMA.

These are :-

- (1) Base addresses from where read/write operation has to be started in the address register of the DMA.
- (2) Then the CPU also sends the words to be read/write in the word count register.
- (3) The control signal is also sent by the CPU in the control negister.

19BCE2105

Now, after that all these values are provided by the CPU to the DMA, it then provides the Bus-Grant signal to the CPU as well.

(b) Step-by-step action of two reads:

- (i) When the first world of the memory is created, if sends a DMA request, the DMA controller bus cancels the request so that CPU can free the bus control.
- (ii) Before leaving bus control, CPU gives address of the starting memory, and DMA wrutes it to its registers (1800), and sends DMA receipt to the memory.
- (iii) The memory then Puts first word on data but, activates DMA-controller which writes to the peripheral device.
- (iv) when second world is ready for the memory, it writer DMA request again.
 - (V) The DMA then sends the current address (1801) on the bus and accepts it on the memory.
 - (vi) Then the second world after the memory puts data on the buy and activates the DMA-written control line which writes the world to peripheral device.

(VII) The DMA deactivates written control line incremental address registration (1802) and decreasing world count register.

The processor needs to transfer a file of 32768 Kilobyter from disk to main memory. The memory is byte addressable.

The size of the data count register of a DMA controller is 16 bits.

INhat is the minimum number of times the DMA controller needs to get the control of system bus from the processor to transfer the file from the processor to disk to main memory in the following transfer made?

But I was an offer from his or not in the

sail Johnson and an first sail to the sail and

arms Dudying the bre with the me

[a] cycle stealing mode
[b] Burst transfer mode

sof contes

Sof (i) Cycle stealing mode:

Here, one block of dator is transferred, and then control is returned to the CPU.

Size of the data count register of the DMA controller = 16 bifs.

Data can be transferred in one go = 216 byter

= 64 kilobyter.

File size to be transferred = 32768 Kilohyter.

So, number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory = ceil (32768/64) = 512

(ii) Burst Transfer Mode:-

Here, number of blocks of data are transferred continuouslys before returning control to CPU until whole data is transferred.

Data transfer in one go = 32768 kilo by tes

So. Number of timer the DMA controller needs to get the control of the system bur from the processor to transfer the file from the disk to main memory

= ceil(32768/32768)

the many that is the form of the Kills

interest of the second to the second of

Q4. Justify the following statements:

- (as Penformance of the peripher pipelined processor increases with increase in the number of stages.
- (b) Forwarding can eliminate all possible stalls asises out of data dependencies.

sof contd....

Soft (a)

Periformance of the pipelined processor increases with

increase in number of stages, as performance of pipeline

processor = (Ki+n-1) tp

performance & K

As Kt, periformance ?.

Instructor	1	5			2			
Fetch	/		1	1	/		. ,	
Decode		/				/		
Execute			/	2 1	The second secon	: الحر	~	
Write				/				
Clock	1 6	2	3	4	5	6	7	8

Non-pipelined

pipelined:

Instructor	P	2)- (1 -	(I 1)	1
Fetch	/	/	<u>.</u> -1),	· · · · · · · · · · · · · · · · · · ·
Devode		V.	V		7
Execute			~	V.	¥ 3.
Wrûte		12		/	~
Clock	note.	2	3	4	5

(b) Data forwarding eliminates all possible stalls arises out of data dependencies such as RAW, WAR, WAW in data forwarding, we use the interface registers present between stages to hold intermediate output so that dependent can access new value from the interface register directly.

Q.S. Specify some of the great idear exploited extensively by the computer designers in establishing computer architectures.

Soft Great ideas exploited by computer designers in establishing computer architecture are:

(i) Design of Moure's Law:

The one constant for computer designers is rapid change, which is driven largely by Moore's Law. It states that integrated circuit resources double every 18-24 months. Moore's Law resouted from a 1965 prediction of ruch growth in IC capacity, made by Gordon Moore. As computer designs can take years, the resources available per chip can easily double or quadruple between the start and finish of the project. Like a strut shooter, computer architects must anticipate where the technology will be when the design finishes rather than design for where it starts.

(ii) Marke the common tare fast:

Making the common care fart will tend to enhance performance better than optimising rare case. Common case is often simpler than the rare case and hence is often easier to enhance. This common sense advice implies that you know what the common case is which is only possible with careful experimentation and measurement.

(iii) Hierarchy of Memories:

Programmers want memory to be fast, large and cheap, as memory speed of ten shapes performance, capacity limits the size of problems that can be solved and the cost of memory today is of ten the majority of computer's cost.

Architects have found they can address these conflicting demands with a hierarchy of memories, with the fastest smallest and most expensive memory per bit at the top of the hierarchy and the slowest, largest and cheapert.

per bit at the bottom. Caches give the programmer the illusion that the main memory is nearly as fast as the top of the hierarchy and nearly as big and cheap at the bottom of the hierarchy.

and amount of both in U. that we would not proposed

(iv) performance via pipelining:-

-

-

P

P

P No

A particular pattern of parallelism is so prevalent in computer architecture that it merits its own name: - pipelining.

e.g. Before fine engines, a "bucket brugade" would respond to a fine, which many cauly movies show in response to a dastardly act by the villain. The townsfolk form a human chain to corry a water source to fire, as they could much more quietly (and quickly) move buckets up the chain instead of individuals running back and forth.

(v) Tenformance via prediction:

In some cases, if can be faster on average to gues & start working rather than wait until you know for sure aruning that the mechanism to recover a misinterpremis prediction is not too expensive & your prediction is nelatively accurate. We use the forture teller's crystal ball as our prediction icon.