- ARM core changing from user mode to interrupt request mode on an exception, with neat diagram.
- provided god mode they are:
 - abort, fast interrupt request, interrupt request, supervisor, system and rundefined.
 - ·The processor enters abort mode where there is a failed attempt to access memory.
 - Fast interrupt request & interrupt request modes correspond to the two interrupt levels available on the ARM processor.
 - · Supervisor mode is the mode that the processor is in ofter reset and is generally the mode that an Operating system Kernal Operates in.
 - · System mode is a special version of user mode that allows full read-write access to the cpsr.
 - · Undefined mode is used when the processor encounters on instruction that is undefined or not supported by the implementation.
 - non-priviledged mod: user is used for program applications.
 - · The figure 1.1 illustrate what happens when an intempt forces a mode change.
- . The fig shows the core changing from user mode to interrupt request mode, which happens when an interrupt request occur due to an external dence rainsing an interrupt the processor core

2. Justify the statement: The ARM pipeline will not process an instruction, until it passes completely through the execute stage

-> The ARM pipeline will not process an instruction, until it passes completely through the execute

· For example, an ARMA pipeline has executed an instruction only when the fourth instruction is fetched.

· The following fig shows an instruction sequence on

an ARM7 pipelin.

on Horsond Curtificity

		Fetch	Derode	Execute
Time	cycles	MGR JFL-SVC	propriedko sisna	Suckerson &
	cycles	ADD	MSR JFt-SVC	toppage
	cycle 3	AND	ADD	MSR iPtsu
1	Cycluh	SUB	AND	[ADD]

· The MSR instruction is used to enable IRQ interrupts which only occurs once the MSR instruction completes the execute stage of the pipeline. It clear the I but in the oper to enable the IRQ intempts.

· Once the ADD instruction enters the execute stage of the pipeline, IRP interrupts are enabled

Assignment-1 1) List out differences between Microprocessors vs THE THERE POPULAR WATER Microcontrollers.


Microprocessors

* Microppowessors generally does not have RAM, Rom and Ilo pins.

- * Microprocessor usually use its pin as a bus to interface to RAM, ROM & peripheral dences. Hence, the Controlling bus is expundable
- * Microprocessors are used for general purpose applications.
- * Microproussur do not having power saving systems.
- sor is high as compared than microprocessor. to microcontroller.
- * The processing speed of microprocessor is above 1 GHZ. Indans sea etquiriti
- * Microprocessors are based on Von-neumann model.

Microcontrollers

- * Microcontrollers is 'all in one' proviscor, with RAM, Ilo ports all on the chip.
- * Controlling bug is internal and not available to the board designer.
- * Microcontrollers are used for dedicated applications
- * Microcontroller have power saving systems.
- * The cost of microproces * microcontroller is cheaper
 - * processing speed of Micro controller is about 8 MHz to somHz. of the population IRP of
 - * Mion controller are based on Harward architecture




this change couses user register vis & vit to be banked. The user registers are replaced with registers are replaced with registers are replaced with registers are replaced with registers

· 114-ira corrtain the return address & 713-ira
contain the stack pointer for intempt request mode

· The figure also shows a new register appearing in interrupt request mode! the spar, which stores the previous mode cpar. The cpas being copied into spar-ing.

4) With example, explain why a brouch rustnection takes three cycle.

to a new address.



71, #1 MOV casel B 70, 70, 71 AND 10, 70, 73 EOR Ca gel SUB TO, YO, YI

· This example shows why a branch instruction takes

· The three executed instruction take a total of 5

· The MOV Instruction executes on the first cycle.

· On the second cycles the branch instruction calculates the distinction address.

· This causes the core to flush the pipeline and refill it using this new pe value.

. The refill takes two cycles.

· Finally, the sub instruction executes normally.


· The below fig illustrates the pipeline state on

· The pipeline chops the 2 metruetrum following the

branch when the branch takes place.

Picin	Fetch	decode	ALU	151	LS2
Pipeline	AND	.8	MOV	-	-
cycle 1	FOR	AND	В	Mov	-
cycle 2 cycle 3	SUB	-		В	Mov
Cyclet	-	SUB	-	-	B
cycles.	_	-	908	-	-

```
Mov is, #1000
      MOV 1, 1, LSL N
  loop; loop body
     MOVS 1, 1, LSR#1
 The following loop structure counts fown from
     BNE loop and A
 an N-bit mask to a one-bit mast. example,
 N= 4 Hzn It corunts 15,7,3,1
       Mov 1,#1
       RSB igi, i, LSL N', iz (122N)-1
  loop; loop body
       movs i, i, LSR#1
        BNE LOOP
1) write a program to orrange a series of 32-bit
  numbers in ascending/descending order.
    Area sort, code, réadony
  Ascending
  Entry
                         MOV 15,#3
                       NXTPASS LDR TO, A
     MOV Y, #.
                         MOV ra, 75
     LOR 72,= cvalue
                       NXT COMP LDR ra, [m]
     LDR 73,= dvalue
                              71,72
                         MOV
   (oopo)
                              ro,#H
     [DR | r1, [r2], #H
                         ADD
                              no, [no]
                          LDR
          Y1, [13],#H
     STR
                              71,72
                         CMP
     SUBS 78, 78, #1
                         BLS NOEXG
                          STR YI, Froj, #-H
      (mp 18, #0
                               9, [ro], #H
      BNE loopo
                          STR
```



10) If (PRE) CPGY = MICVIFT - USER, YIZ OXUUDOUDI & SUBS 11, 11, #1 compute post conditions. CPSY = m2 (V) Ft_ USER PRE 712 0X00000001 SUBS 11, 91, #1 ; 11= 11-19 8 00001....10001_ 00001 - 1 0001 00001 ... 10000 = 0×00000000. POST COST = MZCVIFT_USER 912 0X0000000 eto at is the copied book into the

NOEXG SUBS 94,#1

BNE NXTCOMP

SUBS 75,#1

BNE NXTPASS

BI B BI

A DCD OXH000000

END.