



Passing Seed vs. Final Design Distributions (all domains)

— Passing seed designs — Passing final designs


Average Latency (cycles)




Clock Period (ns)




LUTs Used




Flip-Flops Used




DSPs Used




BRAMs Used




Number of Functions



Maximum Call-Chain Depth



Kernel Lines of Code



Average Function Lines

