
# ASMD Design 1


The datapath unit is to consist of two JK flip-flops E and F, and one four-bit binary counter Af3:0/f. The individual flip-flops in A are denoted by A3, A3, A1, and A6, with A3 holding the most significant bit of the count. A signal, Start, initiates the system's operation by clearing the counter A and flip-flop F. At each subsequent clock pulse, the counter is incremented by 1 until the operations stop. Counter bits A2 and A3 determine the sequence of operations:

If  $A_2=0$ , E is cleared to 0 and the count continues. If  $A_2=1$ , E is set to 1; then, if  $A_3=0$ , the count continues, but if  $A_3=1$ , F is set to 1 on the next clock pulse and the system stops counting.


Then, if Start = 0, the system remains in the initial state, but if Start = 1, the operation cycle repeats.

# Design block diagram










ASMI) Charva mth


# complete ASMO chart with control signals



Gray

assignment

State diagram





Sidle 
$$\rightarrow$$
 S1, Cr.A.F

S\_1, ncr.A;

 $y(ha=0)$  then set E;

 $y(ha=0)$  then decon.E

S\_1  $\rightarrow$  S\_2, ncr.A

Set E

S\_2  $\rightarrow$  Sidle: set F

FEI

Assuming the country starts from the reset state (All o in counter & FF)

Counter	FlyFlops	Condition State
invitable 0 0 0 0	0 0	A <sub>R</sub> =0 A <sub>3</sub> =0 S_1
cp2 0 0 10	0 0	
- CP3 0 0 1 1 1 1 1 2 2 0 13  A 2 hecomet a rito 1 0 0 clawl	-0,50.0 0 0 = -0,50.0 0 0 m blocking	A <sub>a=1</sub> A <sub>3=0</sub> S <sub>1</sub>
az before that 0 101  the clock pulse san hz to be	1 0	
in next cp-the diamen seen.		
Az hews 6 wnot   0 0 0  Styll have E wnot   0 0 0	0 0	$A_2 = 0$ $A_3 = 1$
1001	0 0	
1 0 1	0 0	
Azi Bishil tù 1 100 notset	00	A2=1 A3=1
Euset Fu protect   O	10	A2=1 A3=1 S_2
Eard tuset 1 1 0	1 1	8_1'd.

the counter to 0100, but that same clock edge sees the value of  $A_2$  as 0, so E remains cleared. The next (5th) pulse changes the counter from 0100 to 0101, and because  $A_2$  is equal to 1 before the clock pulse arrives, E is set to 1. Similarly, E is cleared to 0 not when the count goes from 0111 to 1000, but when it goes from 1000 to 1001, which is when  $A_2$  is 0 in the present value of the counter.

When the count reaches 1100, both  $A_2$  and  $A_3$  are equal to 1. The next clock edge increments A by 1, sets E to 1, and transfers control to state  $S_2$ 2. Control stays in  $S_2$ 2 for only one clock period. The clock edge associated with the path leaving  $S_2$ 3 sets flip-flop F to 1 and transfers control to state  $S_2$ 4. The system stays in the initial state  $S_2$ 4 as long as Start is equal to 0.

From an observation of Table 8.3, it may seem that the operations of the clock pulse. This is the difference between an ASMD chart and a recorded and the state of the clock pulse. This is the difference between an ASMD chart and a

A<sub>2</sub>. The operations that are performed in the digital hardware, as specified the ASMD chart, occur during the same clock cycle and not in a sequence hart. Thus, the value of  $A_2$  to be considered in the decision box is taken

from the value of the counter in the present state and before it is incremented. This is because the decision box for E belongs with the same block as state  $S_cI$ . The digital circuits in the control unit generate the signals for all the operations specified in the present block prior to the arrival of the next clock pulse. The next clock edge executes all the operations in the registers and flip-flops, including the flip-flops in the controller that determine the next state, using the present values of the output signals of the controller. Thus, the signals that controll the operations in the datapath unit are formed in the controller in the clock  $C_cI$ .

3 - operations occur Concurrently in ASMD (segmentially in conventional flow chart)

STATE TABLE

3 10 1 0 11	NOTE THIS CO.			9ty.							
Symbol	Presentstate		Input Wext State		output						
•	$\mathbb{G}^{l}$	Go	Stont A	2 A3	G7 ++1	G10 641	set_E	CM-E	set_f	chu) F	in OV
S_idle.		0		× ×	S				0		
S_rdle.	0	0	t	× ×	٥	l			٥		
S_1_	٥	1	X	0 X	0	I			٥		
S_1_	0	l	$\times$	10	0	1	١	0	0	O	(
S_1	D	l	X	1 (	1	l		) (	0	Ŏ	1
_		1	X	X	χ	0 0		б	ا ٥	٥	۵
$3-\lambda$	,								. `		


(ne realise using 0-ff so no separate excitation table is required)

$$Chr_{E} = A_{2}'S_{1} = A_{2}'G_{1}'G_{0}$$

incr 
$$A = S_1 = G_1'G_0$$

Sidle can
be represented
only as 60' as
60=0 M Sidle
6ther all States have
6x=1]

Controlpath durign - manual




(The gates can be optimised further and 2 input AND gates can be used)

46

(The gates can be optimised further and 2 input AND gates can be used)
(The optimisation is usually automatically done by the
synthetizes

Datapath dunsn



Behaviour level Verilog design

```
Examination of the state of the given specification to control the data path based on the ADVO Chart //Controller datalogs for the given specification to control the data path based on the ADVO Chart //Controller Parts (see, E., Cin. F., set. F., Cin. A.F., Sec. A.A., A.B., Start, Clock, reset. B);

a contain ring set.F. (cit. F., set. F., Cin. A.F., Sec. A.A., A.B., Start, Clock, reset. B);

a contain ring set.F. (cit. F., set. F., Cin. B., S. P. *1511; // State codes:

a contain ring start, ADA, AD, Clock, reset. B);

a ring (in) start, mast path given set. B);

a slikeys @ (possing clock, negadge reset. B) // State transitions (edge sensitive)

if (reset. B = 0) state co. mod. state;

a likeys @ (possing clock, negadge reset. B) // State transitions (edge sensitive)

if (reset. B = 0) state co. mod. state;

a likeys @ (possing clock, negadge reset. B) // State transitions (edge sensitive)

if (reset. B = 0) state co. mod. state;

a likeys @ (state, start, A2, A3) begin // Next-state logic (level sensitive)

next_state = S_idle;

contail: next_state = S_idle;

contail: f(Start) next_state = S_i; else next_state = S_i;

s. S_i: B (A2 A4) next_state = S_i; else next_state = S_i;

contail: next_state = S_idle;

contail: n
```

Compiling the verilog code

```
(root @hriharipc)-[/d/RISC-V/verllog/ControlandDataPathdesignwithASPD]

[verllog top.v

[cot @hriharipc)-[/d/RISC-V/verllog/ControlandDataPathdesignwithASPD]
```

Invoking yosys

# | Desire | D

Mapping the standard cells

yosys> abc -liberty /d/RISC-V/sky130RTLDesignAndSynthesisWorkshop/my\_lib/lib/sky130\_fd\_sc\_hd\_tt\_025C\_1v80.lib

Mapping the standard cells for the D flip flop

 $yosys> dfflibmap - liberty / d/RISC-V/sky130RTLDesignAndSynthesisMorkshop/my\_lib/lib/sky130\_fd\_sc\_hd\_tt\_02SC\_1v80.lib \\ Removing unused wires and cells$ 

yosys> opt\_clean -purge

6. Executing OPT\_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \text{Controller\_RTL..}
Finding unused cells or wires in module \text{Vontroller\_RTL..}
Finding unused cells or wires in module \text{Vbesign\_Example\_RTL..}
Removed 0 unused cells and 45 unused wires.

csuppressed -2 debug messages>

Yosys> show Design\_Example\_RTL

