

Design Requirements


The datapath unit is to consist of two JK flip-flops E and F , and one four-bit binary counter $A[3:0]$. The individual flip-flops in A are denoted by A_3, A_2, A_1 , and A_0 , with A_3 holding the most significant bit of the count. A signal, $Start$, initiates the system's operation by clearing the counter A and flip-flop F . At each subsequent clock pulse, the counter is incremented by 1 until the operations stop. Counter bits A_2 and A_3 determine the sequence of operations:

If $A_2 = 0$, E is cleared to 0 and the count continues.


If $A_2 = 1$, E is set to 1; then, if $A_3 = 0$, the count continues, but if $A_3 = 1$, F is set to 1 on the next clock pulse and the system stops counting.

Then, if $Start = 0$, the system remains in the initial state, but if $Start = 1$, the operation cycle repeats.


Design block diagram




ASM chart




ASMD chart with asynchronous reset



ASMD chart with synchronous reset



Complete ASMD chart with control signals



three states

S_idle

S_1

S_2

G₁ G₀

00

01

11

Gray


code

assignment

State diagram



(S_idle) U_{A-F}



(S_2)

$S_idle \rightarrow S_1, clr_A-F$

$A \leftarrow 0, F \leftarrow 0$

$S_1 \rightarrow S_1, incr_A;$

$A \leftarrow A+1$

if ($A_2=1$) then set_E;
if ($A_2=0$) then clr_E

$E \leftarrow 0$
 $E \leftarrow 1$

$S_1 \rightarrow S_2, incr_A$
Set_E

$S_2 \rightarrow S_idle; set_F \quad F \leftarrow 1$

Assuming the counter starts from the reset state (All 0 in counter & FF)

Counter					Flip Flops		Condition	State
$A_3 \ A_2 \ A_1 \ A_0$					E	F		
initially					0	0	$A_2=0 \ A_3=0$	S_1
cp1					0	0		
cp2					0	0		
cp3					0	0		
cp4					0	0	$A_2=1 \ A_3=0$	S_1
cp5					0	1		
cp6					0	1		
cp7					1	0	$A_2=0 \ A_3=1$	
cp8					1	0		
cp9					1	0		
cp10					1	1	$A_2=1 \ A_3=1$	S_2
cp11					1	1		
cp12					1	1		S_idle

1. When $A = (A_3 \ A_2 \ A_1 \ A_0) 0011$, the next (4th) clock pulse increments the counter to 0100, but that same clock edge sees the value of A_2 as 0, so E remains cleared. The next (5th) pulse changes the counter from 0100 to 0101, and because A_2 is equal to 1 before the clock pulse arrives, E is set to 1. Similarly, E is cleared to 0 not when the count goes from 0111 to 1000, but when it goes from 1000 to 1001, which is when A_2 is 0 in the present value of the counter.

When the count reaches 1100, both A_2 and A_3 are equal to 1. The next clock edge increments A by 1, sets E to 1, and transfers control to state S_2 . Control stays in S_2 for only one clock period. The clock edge associated with the path leaving S_2 sets flip-flop F to 1 and transfers control to state S_idle . The system stays in the initial state S_idle as long as $Start$ is equal to 0.

From an observation of Table 8.3, it may seem that the operations performed on F are delayed by one clock pulse. This is the difference between an ASM chart and a conventional flowchart. If Fig. 8.9(d) were a conventional flowchart, we would assume that A is first incremented and the incremented value would have been used to check the status of A_2 . The operations that are performed in the digital hardware, as specified by a block in the ASM chart, occur during the same clock cycle and not in a sequence of operations following each other in time, as is the usual interpretation in a conventional flowchart. Thus, the value of A_2 to be considered in the decision box is taken

from the value of the counter in the present state and before it is incremented. This is because the decision box for E belongs with the same block as state S_1 . The digital circuits in the control unit generate the signals for all the operations specified in the present block prior to the arrival of the next clock pulse. The next clock edge executes all the operations in the registers and flip-flops, including the flip-flops in the controller that determine the next state, using the present values of the output signals of the controller. Thus, the signals that control the operations in the datapath unit are formed in the controller in the clock cycle (control state) preceding the clock edge at which the operations execute.

\rightarrow operations occur concurrently in ASM (sequentially in conventional flow chart)

present block prior to the arrival of the next clock pulse. The next clock edge executes all the operations in the registers and flip-flops, including the flip-flops in the controller that determine the next state, using the present values of the output signals of the controller. Thus, the signals that control the operations in the datapath unit are formed in the controller in the clock cycle (control state) preceding the clock edge at which the operations execute.

No. of states = 3

we need atleast 2 bits $G_1 G_0$

S_idle
S_1
S_2

00
01
11

(1 bit change so the combinational logic will be simplified)

STATE TABLE

State symbol	Present state		Input			Next state		output				
	G_1	G_0	Start	A_2	A_3	G_1 $G_{1,t+1}$	G_0 $G_{0,t+1}$	set_E	clr_E	set_F	clr_F	incr
S_idle.	0	0	0	X	X	0	0	0	0	0	0	0
S_idle.	0	0	1	X	X	0	1	0	0	0	1	0
S_1	0	1	X	0	X	0	1	0	1	0	0	1
S_1	0	1	X	1	0	0	1	1	0	0	0	1
S_1	0	1	X	1	1	1	1	1	0	0	0	1
S_2	1	1	X	X	X	0	0	0	0	1	0	0

(we realise using D-ff so no separate excitation table is required)

$Q_{t+1} = D$

we need the expression for the next state & outputs as $f(\text{present state}, I/P)$

There are 5 variables. & we go by inspection instead of kmap

$$G_{0,t+1} = D_{G_0} = \text{Start} \cdot S_idle + G_0$$

$$D_{G_0} = \text{Start} \cdot G_1' G_0' + G_0$$

[S_idle can be represented only as G_0' as $G_0 = 0$ in S_idle other all states have $G_0 = 1$]

$$G_{1,t+1} = D_{G_1} = A_2 A_3 S_1$$

$$D_{G_1} = A_2 A_3 G_1' G_0$$

$$\text{Set}_E = A_2 S_1 = A_2 G_1' G_0$$


$$\text{clr}_E = A_2' S_1 = A_2' G_1' G_0$$

$$\text{Set}_F = S_2 = G_1 G_0$$

$$\text{clr}_A_F = S_idle \cdot \text{start} = G_0' G_1' \cdot \text{start}$$


$$\text{incr}_A = S_1 = G_1' G_0$$

Controlpath design - manual



(The gates can be optimised further and 2-input AND gates can be used)

Datapath design



Behaviour level Verilog design

```

1 topv
2   "include "controldata.v"
3   // Top Module
4   // x1: description of design example (see Fig. 8.11)
5   module Design_Example_R1I (A, E, F, Start, clock, reset_b);
6   // Specify ports of the top-level module of the design
7   // See block diagram, Fig. 8.10
8   output [3:0] A;
9   output E, F;
10  Input Start, clock, reset_b;
11  // Instantiate controller and datapath units
12  Controller_R1I_M1 (set_A, clr_A, set_F, clr_F, incr_A, A[2], A[1], Start, clock, reset_b);
13  Datapath_R1I_M1 (A, set_E, set_F, clr_E, set_F, clr_A, F, incr_A, clock);
14  endmodule

```

Compiling the verilog code

```
(root@shriharipc)-[/d/RISC-V/verilog/ControlandDataPathdesignwithASPD
iverilog top.v
(root@shriharipc)-[/d/RISC-V/verilog/ControlandDataPathdesignwithASPD
```

Invoking yosys

```
(root@shriharipc) [/d/RISC-V/verilog/ControlandDataPathdesignwithASMD]
# yosys

-----
yosys -- Yosys Open Synthesis Suite

Copyright (C) 2012 - 2019 Clifford Wolf <clifford@clifford.at>

Permission to use, copy, modify, and/or distribute this software for any
purpose with or without fee is hereby granted, provided that the above
copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
-----

Yosys 0.9 (git sha1 1979eb6)

yosys> read_liberty -lib /d/RISC-V/sky130RTLDesignAndSynthesisworkshop/my_lib/lib/sky130_fd_sc_hd_tt_025C_1v00.lib
1. Executing Liberty frontend.
Imported 428 cell types from liberty file.

yosys> read_verilog top.v
2. Executing Verilog-2005 frontend: top.v
Parsing Verilog input from 'top.v' to AST representation.
Generating RTLIL representation for module '\Controller_RTL'.
Note: Assuming pure combinatorial block at controlanddata.v:14 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of #* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at controlanddata.v:25 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of #* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module '\Datapath_RTL'.
Generating RTLIL representation for module '\Design_Example_RTL'.
top.v:11: Warning: Identifier '\set_E' is implicitly declared.
top.v:11: Warning: Identifier '\clr_F' is implicitly declared.
top.v:11: Warning: Identifier '\set_F' is implicitly declared.
top.v:11: Warning: Identifier '\clr_A_F' is implicitly declared.
top.v:11: Warning: Identifier '\incr_A' is implicitly declared.
Successfully finished Verilog frontend.

yosys> █
```

Synthesis

Synth_top.Design_Example_RTL

```
3.2b. Printing statistics.

=== Controller_RTL ===
Number of wires: 18
Number of wire bits: 26
Number of public wires: 11
Number of public wire bits: 13
Number of memories: 0
Number of memory bits: 0
Number of processes: 0
Number of cells: 13
$ANDG1_ 3
$AND_ 3
$OFF_P0_ 2
$OFF_P0L_ 1
$AND_ 1
$NOT_ 1
$OR1_ 1
$OR_ 1

=== Datapath_RTL ===
Number of wires: 24
Number of wire bits: 30
Number of public wires: 9
Number of public wire bits: 12
Number of memories: 0
Number of memory bits: 0
Number of processes: 0
Number of cells: 24
$ANDG1_ 7
$OFF_P_ 6
$AND_ 4
$OR1_ 1
$AND_ 1
$NOT_ 1
$OR_ 2
$M0R_ 1
$M0R_ 2

=== Design_Example_RTL ===
Number of wires: 11
Number of wire bits: 14
Number of public wires: 11
Number of public wire bits: 14
Number of memories: 0
Number of memory bits: 0
Number of processes: 0
Number of cells: 2
Controller_RTL 1
Datapath_RTL 1

=== design hierarchy ===
Design_Example_RTL 1
Controller_RTL 1
Datapath_RTL 1

Number of wires: 53
Number of wire bits: 64
Number of public wires: 18
Number of public wire bits: 30
Number of memories: 0
Number of memory bits: 0
Number of processes: 0
Number of cells: 39
$ANDG1_ 10
$AND_ 3
$OFF_P0_ 2
$OFF_P0L_ 1
$OFF_P_ 6
$AND_ 1
$M0R_ 2
$NOT_ 2
$OR1_ 1
$OR_ 1
$M0R_ 1
$M0R_ 2
```

Mapping the standard cells

```
yosys> abc -liberty /d/RISC-V/sky130RTLDesignAndSynthesisworkshop/my_lib/lib/sky130_fd_sc_hd_tt_025C_1v00.lib
```

Mapping the standard cells for the D flip flop


```
yosys> dfflibmap -liberty /d/RISC-V/sky130RTLDesignAndSynthesisworkshop/my_lib/lib/sky130_fd_sc_hd_tt_025C_1v00.lib
```

Removing unused wires and cells


```
yosys> opt_clean -purge

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Controller_RTL..
Finding unused cells or wires in module \Datapath_RTL..
Finding unused cells or wires in module \Design_Example_RTL..
Removed 0 unused cells and 45 unused wires.
<suppressed ~2 debug messages>
```


Yosys> show Design_Example_RTL



Yosys>show Controller_RTL



Yosys>show Datapath_RTL



---Note ---
 --- Controller and datapath before mapping the standard cells ---
 1. Controller
 2. Datapath

