# **Curriculum Vitae (CV)**

Dr. Sajad Ahmad Loan, Fellow IETE, Shastri Fellow, MIEEE, MIAENG UK

Professor

Department of Electronics and Communication Engineering, Jamia Millia Islamia, (Central University) New Delhi 110025

Mob: +91-9958334287

sloan@jmi.ac.in, sajadiitk@gmail.com

# **Education and qualifications**

School/College/University	Dates Attended	Qualifications gained.
National Institute of Tech. (NIT)	1991-1995	B. E. Electronics Engineering. Class: Ist
Srinagar, Kashmir		
Aligarh Muslim University (AMU) India	1998-2000	M.Tech. (VLSI) Class: Ist
Indian Institute of Technolog Kanpur	2005-2010	PhD in Elect. Engg (Nanoelectr-VLSI)
(ПТК)		

M.Tech Thesis Title: Design, VHDL modelling and FPGA Implementation of an 8-bit processor

**PhD. Thesis Title: Design and** Simulation Studies of SELBOX MOSFET and Lateral Bipolar Junction Transistor (LBJT) on SOI with Selective or Modified Buried Oxide Structures

# **Work history**

Dates	Name and address of employer & Position held
1996-97	Temporary job in J&K Electrical Engineering Department
2000 Nov-	Visiting faculty, Electronics Engineering Department, Jamia Millia Islamia (JMI) New
2001 Feb	Delhi-110025
2001-2007	Assistant Professor(GP:6000) Electronics Engineering Department, JMI New Delhi- 110025
2007-2012	Assistant Professor (GP:7000) Electronics Engineering Department, JMI New Delhi-110025.
2012- 2015	Sr. Assistant Professor, (GP:8000) Electronics Engineering Department, JMI New Delhi- 110025
2015-2018	Associate Professor, Electronics Engineering Department, JMI New Delhi-110025
September/	Visiting Associate Professor, University of Waterloo, Canada.
October 2017	
15/2/2018	Professor, Electronics Engineering Department, JMI New Delhi-110025
CONTD.	
Sep /Nov	Visiting Professor, University of Waterloo, Canada.
2018	

# **Awards and fellowships**

S. NO	Name
1	JK State Board of School Education10th class school topper.
2	JK State Board of School Education12th class school topper.
3	QIP fellowship for PhD, MHRD Ministry (AICTE) New Delhi, INDIA (2005).
4	Nominated for Commonwealth (UK)(One in India) and Japanese Fellowship(2005).
5	Best Student paper award in IEEE Int. Conf. on Semicon. Electr. (ICSE 2008), Malaysia.
6	Erasmus Mundus (European Fellowship) fellowship (Not availed due to leave problem)
7	Nominated and represented IIT Kanpur in an International Collaborators Conference in Waseda University Japan (March 9-13, 2010)
8	Merit paper award in IAENG Int. Conf. on Electrical Engineering Hong Kong (Mar. 2014)

9	Visiting Professorship under VPP program			
10	Nominated for Presidents Award for Innov	ation 2017, JMI New	/ Delhi	
11	Indo-Canadian Shastri Fellowship 2017 to work at the University of Waterloo, Canada.			
12	Visiting Associate Professorship, University of Waterloo Canada 2017			
13	Best paper award in IEEE IEMCON 2017	(3-5 October, 2017),	University of British Colomb	oia,
	Canada, 2017	TEL INADA OT 0047	ANUL Al' 1 0047	
14	Best paper award (Device modelling) in II		_	
15	Best paper award (Signal Processing) in	EEE IMPACT 2017,	AMU Aligarn 2017	
4.6	Doet noner proceeding ownerd in IEEE IC	EEE 2040 lotophiil	Frankson 2040	
16	Best paper presentation award in IEEE-IC		Turkey 2018.	
17	Visiting Professorship, University of Water Fellow IETE 2019	100 Canada 2018		
18		IT Vallera India Fab	muom/ 2020	
19	Best paper award in IEEE ic-ETITE'20, V  DR. Sarvapalli Radhakrishnan (2 <sup>nd</sup> President			
20	2022	ent of India) Teacher	Researcher Excellence Awa	ard
21	Visiting Professorship offered by Islamic L	Iniversity of Madinah	1-2022	
	Training   Training			
Researc	ch interests			
S. No.	-	cal and Computer E	ngineering	
1	VLSI Design at Algorithmic and architectu		Digital VLSI Design	
2	Microprocessor /Microcontroller design an		High Power Device designi	na
3	Computer architecture and Processor Des	• • • • • • • • • • • • • • • • • • • •	Nanoelectronics and Devices	
4	Artificial Intelligence/ANN/Robotics/Drone	-	Power Electronics Device	
5	High level designing/ VHDL/Verilog//FPG/	<u> </u>	Emerging Devices	
6	Low Power Chip Designing			
7	Fuzzy logic processor Designing.	(	CNT analog and digital circuit	ts
8	Neromorphic Computing and chip designii		Memrister based designing	
9	IOT, Design and development	-9	Energy Harvesting IR and S	olar
10	Analog Circuit Designing		GaN devices	
11	Microelectronics		SOI based devices	
12	Approximate circuit designing		Robotic Vision	
	Approximate en eare designing		11000010 1101011	
Subjects	s taught at B.Tech/M.Tech/PhD levels (CON	/IPUTER /Electronic	s/Electrical Engineering)	
S. No.		ter/Electronics/Elec		evel
1	Computer architecture	ALL	В	Т
2	Microprocessors and Microcontrollers	All		BT
3	Digital Logic Designing	All		ВТ
4		All	BT/	MT
4	Embedded System	E/C	•	MT
5	VHDL programming	E/C	BT/MT/PI	
6	Digital Circuit Designing	All		BT .
7	Analog Circuits I and II	All	B.	T
8	Basic Electronics	All		ЗТ
9	Basic Communication Engineering	All	В	
10	Signals and systems	ALL		ВТ
11	Digital VLSI design	ALL		ВТ
12	VLSI fabrication	Electronics		ВТ
13	Low Power VLSI Designing	E/C	BT/MT/F	PhD
14	<u> </u>	tronics/Electrical	· ·	ВТ
15	EMFT	Electronics/Electric	al	ВТ
16	Microwave Engineering	Electronics/Electric		ВТ
17	Emerging electronics Devices	Electronics/Electric		/PhD
18	Semiconductor devices and modelling	Electronics/Electric	•	PhD
19	Electronics Instrumentation	Electronics/Electric	•	BT
20	Computer Networking	Electronics/Compu		ВТ
-			00	

Registrat	PhD Scholars name and thesis title	Stat	us
ion Date			
1: 2010	Asim M. Murshid (Iraq): Low Power VLSI Design of Fuzzy Processors (Co		
2: 2011	Nizamuddin: Design and simulation of CNTFET based analog circuits	(Co	mpleted :2015
3: 2012	Faisal Bashir: Modelling and Simulation of SOI technology based Novel Nanoelectronics devices	(Completed:2016)	
4: 2013	Sunil Kumar: Design and simulation of novel SOI based emerging devices for Nanoelectronics applications	(Completed:2018)	
5: 2014	Sumit Verma: Design and simulation of high performance GaN based devices	(Coı	mpleted :2019
6: 2015	M. RizwanShiek; Design and simulation of Green Nanoelectronics	Con	pleted : 2021
7: 2015	Ms Ashita Kumar: Design and Modelling of Energy Efficient Nanoelectronics Devices at Device and Circuit Levels	Con	npleted : 2021
8: 2015	Mr.Ehtisham: Design and simulation of high performance emerging Nanoelectronics devices	Con	npleted : 2021
9: 2015	Mr Haris: Design and simulation of III-V compound semiconductor based semiconductor devices	Con	npleted : 2021
10: 2015	Mrs Seema Jogad; Design and simulation of CNT based digitally programmable circuits	Con	npleted 2022
11: 2016	Hafsa Nigar: Design and simulation of SJ power devices	(Submitting December 202	
12: 2017	Anam Kham: Design and simulation of energy efficient Tunnel FET devices.	am Kham: Design and simulation of energy efficient Tunnel FET (Sub	
13: 2017	Suvarnima Mujamdar: Design and simulation of CNT based analog signal processing circuits	In process	
14: 2019	Ajaz Ahmad Lodhi: Design and simulation of high performance Power semiconductor devices.	In p	rocess
15:2021	Mohd Saqib Akhoon: Design and development of DNN accelerators for Artificial Intelligence Applications (Universiti Sains Malaysia, USM)		
16: 2021	Neha Mubarak: Design and simulation of energy efficient Tunnel FET	In p	rocess
17:2021	Taranum Parveen :GNRFET based analog signal processing: Design and analysis	In p	rocess
18:2021	Azka Khanum: Energy efficient tunnel Field Effect transistors		
19: 2022	M. Faizan Khan: Design and simulation of nanoelectronics devices for spiking neural networks	Nev	V
Research	activity (M.Tech. thesis guided:28, Guiding:5), B.Tech. projects: >5	50	
Dates	M.Tech. Scholars name and thesis title		University
1: 2012	Ms.HafsaNigar: Simulation studies of overlap and underlap Silicon on noth	ning	JMI New
	MOSFET		Delhi
2: 2013	Mr.MohdShafique: Design of CNT based high performance analog circuits.	•	JMI
3: 2013	Mr.Faizan A Khan: Design and simulation Tunnel FET devices		JMI
4: 2014	Mr.Affan Abbasi: VLSI design and FPGA implementation of Wavelet Transforms		KSU Saudi Arabia
5: 2014	Ms.Iram Malik: Design and simulation of nanoscaled TFET for nano-circuit realization.		JMI
6: 2014	Mr.Shariq Ali Asghar : Design and simulation of memrister based digital circuitry		JMI
7: 2015	Mr Zaid Shah: Design of GaN based devices		JMI
8: 2015	Ms Atifa Begum: Design of energy efficient TFET devices JMI		
9: 2017	M. Asif Bhat: Design and simulation of energy efficient TFET designing JMI		
10:2018	Amina Haroon: Design and simulation of high performance power devices		JMI

11.0010	On detail Design and simulation of CNT based suggest someone	A16 1 1 1 1 1	
11:2018	Sadaf: Design and simulation of CNT based current conveyers	Alfalah Uni.	
12:2919	Mehak Mir: Design and simulation of energy efficient Tunnel transistors	JMI	
13:2019	Misbah Noor: Design and simulation of III-V group based devices	JMI	
14:2919	Saima Hamid: CNT based high frequency rectification for energy harvesting.  JMI  Zerok Rhot: Approximate Circuit Designing		
15:2019	Zarak Bhat: Approximate Circuit Designing  JMI  Mehd Segih; Energy officient paneagoled SOI devices design and simulation.  ACL L.		
15:2019	Mohd Saqib: Energy efficient nanoscaled SOI devices: design and simulation Alfalah Uni.		
17:2019	Majid Ahmad Bhat: CNT based analog Circuit Designing Alfalah Uni.		
18:2019	Syed Asrarul Haq: Architectural level designing of modified EYERISSS based on Rostationary algorithm: Design and FPGA implementation		
19:2019	Aqsha Amin: VLSI architecture level designing of Neuromorphic algorithms and FPGA implementation		
20:2020	Sabia Gul: Design and simulation of energy efficient TFET devices.	JMI	
21:2021	Ankita: Design and simulation of CNT based fractional circuits	BITS Pilani	
22:2021	Udit: Design and simulation of FinFET based fractional order circuits	BITS Pilani	
23:2021	Basit Aalam: Design and simulation of high performance Neuromorphic computing circuits	JMI	
24:2021	Mohammad Azam: Design and simulation of FinFET based Fractional order circuits	JMI	
25:2021	Syed Ashad Ali: Design and simulation of Approximate Circuits	JMI	
25:2021	Samreena Shahbat: Design and development of Neuromorphic computing circuitry	JMI	
27:2021	Mehruk Shah: Al based object trafficking systems	JMI	
28:	Rakesh: Design, VHDL modelling and FPGA implementation of FFT and DFT	JMI	
2021			
29:2022	Afreen Taygi: TFET based sensors, design and simulation	JMI	
30:2022	Altaf Hussian: Design and simulation of multitechnology sensing devices	JMI	
31:2022	Salim Wani: Design and simulation based fractional circuits	JMI	
32:2022	Tahmina Andrabi: Solar cell designing and simulation.	JMI	
33: 2033	Zeenath Firdos: Epileptic seizure prediction in brain tumour patients using artificial intelligence	JMI	
Academic 1	c and administrative responsibilities.  Teaching and research at UG/PG/PhD level.		
2	Coordinator Bachelor of Engineering, Electronics and Communication Engineering	ing JMI ND	
3	Coordinator Training and Placement, Electronics and Communication Engineeri		
4	Student Advisor / Incharge Tour		
5	Departmental Coordinator (2013-2016)		
6	Assistant Superintendent of Examination		
7	Identification officer in B.Tech/B.E. and NET Entrance examination		
8	Expert faculty of INSPIRE, DST programme.		
9	Expert UPSC New Delhi		
10	PhD coordinator-2014-till date		
11	CBCS departmental coordinator		
12	Member, International Collaboration Committee, JMI New Delhi		
13	Member Board of studies, AMU Polytechnic, AMU Aligarh-2018-2021		
14	VC nominee for Departmental Research Committee (DRC) of the Department of Jamia Millia Islamia New Delhi-25	f Chemistry.	
15	Convenor DRC, Department of Electronics and Communication Engineering, JN 110025	II New Delhi-	
16	Member Patent Committee		
17	Member BORS, IUST Kashmir.		
	and international Collaboration		
S. No	Partner institute		
1	University of Waterloo Canada		
2	Indian Institute of Technology Kanpur		
3	Indian Institute of Technology Bombay under INUP program.		

4	Aligarh Muslim University
5	King Saud University, Saudi Arabia
6	Jeddah University Saudi Arabia.
7	Jouf University Saudi Arabia.
8	NIT Srinagar
9	University of Kashmir
10	Ain Shams University in Cairo, Egypt
11	Taif University
12	University of Mascara, Algeria.

Countries visited for academic and research purposes//Lectures/Conference presentations

S.	Country	Purpose	Sponsor
No/Year			
1/2002	Manila	Participated in a Workshop on Advanced VLSI	ICTP Italy
		design and microprocessor lab.	
2/2006	Pakistan	International Summer College on Physics and	ICTP Italy/Ministry
		Contemporary needs, Islamabad Pakistan	of S and T Pakistan
3/2007	Italy	International Conference on Milankovitch Cycles,	ICTP Italy
		ICTP Italy 2007.	
4/2008	Jeddah KSA	Presented a paper in ICON 2008 Jeddah KSA	KAU university KSA
5/2008	London UK	Presented a paper in WCE 2008 England	DST India/IIT K
5/2008	Malaysia	Presented a paper in IEEE ICSE 2008 Malaysia.	IIT Kanpur India
7/2009	Malaysia	Presented a paper in IEEE RSM 2009 Malaysia	IIT Kanpur India
8/2010	Japan	Presented a paper in Int. Collaborators Conference	Waseda University
		in Waseda University Japan	Japan
9/2011	Riyadh KSA	Presented a paper in IEEE-SICEPC-2011	KACST KSA
10/2012	Riyadh KSA	Conducted a 2 days workshop on VLSI Designing	KSU Saudi Arabia
11/ 2015	Riyadh KSA	Delivered invited talk at the King Saud University	KSU Saudi Arabia
12/2016	San Francisco	Presented a paper in IEEE S3S conference JMI ND/DST	
	USA		
13/2017	Canada	Visited the University of Waterloo as a visiting	SICI New Delhi
		professor 18 September-8 October, 2017	
14/2017	Bahrain	Presented a paper in IEEE GCC Bahrain	
15/2018	Istanbul Turkey	Presented a paper in IEEE-ICEEE-2018	Jouf University, KSA
16/2018	Saudi Arabia	Delivered talks at the Umul Qura university Mecca	
		and Taiba University Jeddah	
17/2018	Canada	University of Waterloo as a Visiting Professor (	University of
		14Oct-25 Nov-2018), Presented a paper in	Waterloo, Canada
		University of British Colombia, Vancouver, Canada	
18/2019	Madina KSA	Delivered a talk in the Taiba University, Madina Jouf University	
19/2019	Madina KSA	Delivered a talk in Islamic University of Madina	
20/2019	Egypt	Presented a Paper in ICM-2019 in Cairo Egypt	Jouf University KSA

# Research projects (Completed/under process/submitted)

Role	Title	Sponsor	Cost
PI	Modernization of VLSI and Nanoelectronics	AICTE, Govt of India	7 lacs INR
	Lab, JMI New Delhi (2013-2014) (completed)		
PI	Design and fabrication of SELBOX MOSFET	INUP IIT Bombay/DST	~5 lacs total
	(completed) (2013-2014)	(Fully supported)	expenditure
Consultant	An Advanced Application Specific IC	NPST/King Saud	2 Million SAR
	Research Center, (09-ELE-854-02)	University. 2012-2014	
Co-PI	Design and development of SCE efficient		2 Million SAR
	SOI based Nanoelectronics devices	NPST/King Saud	
	(completed) (11-NAN2118-02) (2013-16)	University. 2012-2014	
Co-PI	Design and development of energy efficient	NPST/King Saud	2 Million SAR
	and highly scalable SOI based tunnel-FET	University. 2014	

	devices for nand	pelectronics applications (14-	(AcceptedNOT stayet)	arted
PI		f Semiconductor Devices and Lab, JMI New Delhi 6)	Submitted to AICT Govt. of India	E, 20 lacs INR
Invited Le	ectures and Chairma	nships at national or internation	nal/conference/ semi	nar etc
S. No	Title of Lecture/Invited talk Academic Session	Title of Conference	/ Seminar	Organizer
1	Session Chair WCE-2008	World Congress on Engineering		International Association of Engineers London
2	SCE suppression using PGP Tech.	International Collaborators CollCC 2010,	nference	Waseda University Japan
3	PGP tech. for Nanoelectronics	Departmental Seminar		Electrical Engg, KAU Jeddah, KSA
4	Nanoelectronics	Workshop on Nano science No	v. 2011	Kashmir University
5	Nanoelectronics	Short term course on VLSI Syst 2012 , VLSI group of Ele Department, King Saud Univers	ectrical Engineering	King Saud University, KSA
6	FPGAs	Short term course on VLSI System Design		-do-
7	High level designing"	Short term course on VLSI System Design		-do-
8	"Low power designing",	Short term course on VLSI System Design		-do-
9	Low power designing",	Short term course on VLSI System Design		-do-
10	"Nanoelectronic s and VLSI",	INSPIRE at NIT Srinagar, 25/5/2012		DST and NIT Srinagar
13	Vacuum tube to Nanoelectronics paradigm shift	INSPIRE at NIT Srinagar		DST and NIT Srinagar
14	Multi functional Nanoelectronics Devices	Maharaja Agersen College of Technology, Delhi, 4- April-2019		
15	Design and development of Multifunctional nanoelectronics devices	International Conference on nanotechnology for better living-2019-NIT/SKUST Kashmir-7-4-2019		SKUST Kashmir
16	Multifunctional Nanoelectronics Devices: A novel way to enhance Moore's law	One week workshop by Computer Engineering Department, Islamic University Kashmir/2019		IUST Kashmir
17	Multifunctional Nanoelectronics Devices: A novel way to enhance Moore's law	Invited talk in a one week nanoelectronics devices/2019	course of Emerging	NIT Srinagar Kashmir.
18	Multifunctional Nanoelectronics	Invited talk in an FDP at Hydrabad/2018	MANNU university	MANNU Hydrabad

	Devices for IOT			
	applications			
19	Nanoelectronics Devices and applications in Agriculture	Invited talk at SKUST Kashmir/2020	ONLINE	
20	Multifunctional Nanoelectronics devices: A Novel Way to Enhance Moore's Law Life	Invited talk in NIT Srinagar Kashmir /2020	NIT Srinagar Kashmir.	
21	Multifunctional Nanoelectronics devices: A Novel Way to Enhance Moore's Law Life	Invited talk at Hyderabad/27/9/2021	IEEE Hyderabad section	
22	High performance devices for the efficient realization of IOT with applications in Agriculture	Expert Lecture in a Refresher course on computer science and information technology	Maulana Azad National Urdu University (MANUU), Hyderabad-India	
Internat	_	orial Board Member		
1	Nanoelectronics a	nd Optoelectronics Journal : American Scientific (INTERNATIONAL EDITORIAL BOARD MEMBER		
2	Chip Design and M	•	ng Pvt. Ltd Singapore	
3	Artificial Intelligen	ce and Applications (AIA) Journal : Bon View Publi (INTERNATIONAL EDITORIAL BOARD MEMBER	• •	
4	Frontiers in Electro	onics : Frontiers (ASSOCIATE EDITOR)		
Reviewe	r of the Internationa	l Journals		
S. No	Name of the journa	al		
1	IEEE Transactions o	n Electron Devices		
2	IEEE Electron Devic	e Letters		
3	IEEE Transactions o	n Nanotechnology		
4		ctron Devices Society		
5	IEEE Access			
6	IET Electronics Lette			
		IET Circuits, Devices and Systems,		
7	IET Circuits, Devices	•		
7 8	IET Circuits, Devices IOP Semiconductor	Science and Technology		
7 8 9	IET Circuits, Devices IOP Semiconductor IOP Nanotechnolog	Science and Technology		
7 8 9	IET Circuits, Devices IOP Semiconductor IOP Nanotechnolog Superlattice and M	Science and Technology  Sy icrostructures :Elsevier		
7 8 9 10	IET Circuits, Devices IOP Semiconductor IOP Nanotechnolog Superlattice and M Solid State Electron	Science and Technology  Y icrostructures :Elsevier ics: Elsevier		
7 8 9 10 11	IET Circuits, Devices IOP Semiconductor IOP Nanotechnolog Superlattice and M Solid State Electron Journal of Computa	Science and Technology  Sy icrostructures :Elsevier		
7 8 9 10 11 12	IET Circuits, Devices IOP Semiconductor IOP Nanotechnolog Superlattice and M Solid State Electron Journal of Computa Silicon: Springer	Science and Technology  Sy icrostructures :Elsevier ics: Elsevier ational Electronics: Springer		
7 8 9 10 11 12 13	IET Circuits, Devices IOP Semiconductor IOP Nanotechnolog Superlattice and M Solid State Electron Journal of Computa Silicon: Springer International Journ Wiley	Science and Technology  Sy icrostructures :Elsevier nics: Elsevier ational Electronics: Springer nal of Numerical Modelling: Electronic Networks, Dev	vices and Fields :	
7 8 9 10 11 12 13 14	IET Circuits, Devices IOP Semiconductor IOP Nanotechnolog Superlattice and M Solid State Electron Journal of Computa Silicon: Springer International Journ Wiley Scientific Reports:	Science and Technology  Sy icrostructures :Elsevier uics: Elsevier uitional Electronics: Springer ual of Numerical Modelling: Electronic Networks, Dev	vices and Fields :	
7 8 9 10 11 12 13 14	IET Circuits, Devices IOP Semiconductor IOP Nanotechnolog Superlattice and M Solid State Electron Journal of Computa Silicon: Springer International Journ Wiley Scientific Reports: International Journ	Science and Technology  Ty icrostructures :Elsevier nics: Elsevier ntional Electronics: Springer  Tall of Numerical Modelling: Electronic Networks, Devolution Devolu	vices and Fields :	
7 8 9 10 11 12 13 14 15 16 17	IET Circuits, Devices IOP Semiconductor IOP Nanotechnolog Superlattice and M Solid State Electron Journal of Computa Silicon: Springer International Journ Wiley Scientific Reports:	Science and Technology  Ty icrostructures :Elsevier nics: Elsevier ntional Electronics: Springer  Tall of Numerical Modelling: Electronic Networks, Devolution Devolu	vices and Fields :	

19	Frequenz Journal				
PhD these	PhD theses evaluated/conducted final defence as External Examiner for different universities				
S. No	PhD Scholar (Guide)	PhD thesis title	Department/Unive -rsity/Year		
1	Ms Usma (Prof. G. M. Bhat)	Performance evaluation and channel characterization of MIMO orthogonal FDM communication	Electronics and Instrumentation, University of Kashmir-India-2018		
2	Yogendra Kumar (Prof. M. Hasan)	Design of Spintronic devices based Electronics Circuits	Electronics Engineering, AMU Aligarh-India-2018		
3	Syed Ahmad (Prof. M. Hasan and Prof. Naushad Aalam)	Robust and low power memory circuit design using CMOS and beyond CMOS devices	Electronics Engineering, AMU Aligarh-India-2019		
4	Ajay Kumar (Prof. S. Alam)	Multiband Antenna's for wireless applications	Electronics Engineering, AMU Aligarh-India-2019		
5	Adil Tahir Shora (Dr. Farooq A Khanday)	Comprehensive analytical modelling and characterization of multigate nanoscaled devices	Electronics and Instrumentation, University of Kashmir-India-2020		
6	Mohd Adil Raushan (Prof. Javed Sidiqqui)	Semiconductor device analysis of junctionless transistors	Electronics Engineering, AMU Aligarh-India-2021		
7	Mohd Asif Dar (DR. Feroze Ahmad)	Optical millimetre wave generation using Mach- Zehnder Modulators	Electronics Engineering, IUST Kashmir		
8	Sumina Sadiq (Dr. Shaikh Javed)	Design and development of energy efficient signal processing techniques for the future broadband wireless networks	Electronics and Instrumentation, University of Kashmir-India-2022		

# **List of Publications (Total 153)**

https://scholar.google.com/citations?user=XPD2 KkAAAAJ&hl=en

# **PATENTS GRANTED/FILED (10)**

- Loan, Sajad A, Qureshi, S. and Iyer, S.S.K.; An improved lateral bipolar junction transistor (BJT) on selective buried oxide (SELBOX) and a method for manufacturing the same", Granted Indian Patent No. 300909, Sep. 2018
- Loan, Sajad A. and Kumar S.; A Novel Metal Source/Drain Schottky Device based Digital Circuit Designing, Indian Patent application no. (2743/DEL/2015), Publication date: 04/11/2016, Reply to FER: 08/06/2021 (About to be finally granted)
- 3. Loan, Sajad A. and Kumar S; Patterned Gate electrode for implementing any Boolean equation and a method for implementing the same, Indian Patent application no. (201711041136). Publication date: 24/05/2019, Reply to FER: 24-03-2022 (About to be finally granted)
- Loan, Sajad A. and Verma, S.; Polarization Engineered Enhancement Mode Iii-V Group Based Devices, Inventors, India.Patent application no. 201611018596; Publication date: 09/02/2018, Reply to FER: 17/12/2021(About to be finally granted)
- Loan, Sajad A. and Ehteshamuddin, M.; Planner Junctionless transistor with buried metal layer. Inventors,, Indian Patent application no. (201811019576). Publication date: 29/11/2019, Reply to FER: 26/05/2021(About to be finally granted)

- Loan, Sajad A. and Nigar H.,; Selective buried double gate power MOSFET: A method of manufacturing the same, Inventors, Patent application No. 201911008499, Publication date: 11/09/2020, Reply to FER: 05/11/2021 (About to be finally granted)
- 7. Loan, Sajad A. and Shaikh, M. Rizwanuddin, Drain-Engineered TFET with Fully Suppressed Ambipolarity, A method of manufacturing the same, Patent application No. 201911008491, Publication date: 11/09/2020, Reply to FER: 05/10/2021(About to be finally granted)
- 8. Loan, Sajad A. and Verma, S; Polarization doped enhancement mode P-type GaN (PD-GaN) MOSFET, a method of manufacturing the same. Patent application 202111050241, Filed on 02/11/2021
- 9. **Loan, Sajad A**, and Nigar; H., A Uni-gate Vertical Power MOSFET With Record High Balliga's Figure-of-Merit, a method of manufacturing the same. Filing in a couple of days.
- 10. Sajad A Loan, Ajaz A. Lodhi, and A. Q. Ansari, Triple gate Power MOSFET, Filing in a couple of days.

### **BOOK CHAPTERS (5):**

- 1. Loan, Sajad A,, Qureshi S.and.lyer, S.S.K (2009), Investigation of a Multizone Drift Doping Based Lateral Bipolar Transistor on Buried Oxide Thick Step, Springer's Advances in Electrical Engineering and Computational Science, vol. 39, pp.23-32, ISBN: 978-90-481-2311-7
- 2. **Loan, Sajad A.,** Shabir, H., Bashir, F., Nizammuddin, M. (2015), "Simulation Study of a Novel High Performance Oxide Engineered Schottky Collector Bipolar Transistor" Springer's Transactions on Engineering Technologies, vol. 1, pp. 253-262.
- 3. **Loan, Sajad A.,** Shabir, H., Bashir, F., Nizammuddin, M. (2015), "Carbon nanotube based operational transconductance amplifiers, a simulation study" Springer's Transactions on Engineering Technologies, vol. 1, pp. 231-242.
- 4. **Loan, Sajad A,** Shabir, H., Bashir, F., Nizammuddin, M, Abbasi, S. A. and Alamoud, A.R.M, (2015), Charge plasma based bipolar junction transistor on silicon on insulator, Springer's Transactions on Engineering Technologies, vol. 1, pp. 219-229.
- 5. **Loan, Sajad A.** Carbon based nanoelectronics: a way forward: Technology and Youth, Institute of objective studies (IOS), New Delhi. In press, 2022.

## SCI LISTED/ISI LISTED (WOS) JOURNAL PUBLICATIONS (68)

#### (a) IEEE Transactions, Journals and Letters (10)

- Loan, Sajad A., Qureshi, S and Iyer, S.S.K., (2010) A New Partial Ground Plane Based MOSFET on Selective Buried oxide, A 2D simulation study" IEEE Transactions on Electron Devices, Vol. 57, No. 3, pp.671-680; . Q1
- 2. Ashita, **Loan, Sajad A.,** Rafat, M.(2018) "A High Performance Inverted-C Tunnel Junction FET with source channel overlap pockets" **IEEE Transactions on Electron Devices**, vol. 65, no. 2, pp. 763 768,. Q1
- 3. Bashir, F., **Loan, Sajad A.**, Alharbi A.G.(2018) "Electrostatically doped DSL Schottky Barrier MOSFET on SOI for Low power Applications, **IEEE Journal of Electron Device Society**, vol. 6, no. 1, pp. 19-25, **Q1**
- 4. Bashir, F., Loan, Sajad A., Alamoud, A.R.M. (2015) A High Performance Source Engineered Charge Plasma based Schottky MOSFET on SOI, IEEE Transactions on Electron Devices, vol. 9. Q1
- 5. Ehteshamuddin. M., **Loan, Sajad A**,, and Rafat M. (2018) "Planar Junctionless Silicon on Insulator Transistor with Buried Metal Layer" **IEEE Electron Device Letters**, Volume: 39, Issue: 6. **Q1**
- 6. Ehteshamuddin. M., Loan, Sajad A, Alharbi, A.G.,(2018); Electrostatically-Doped Hetero-barrier Tunnel FET: Design And Investigation, IEEE Access, vol. 6, pp. 65376–383, Q1.
- 7. Ashita, Loan, Sajad A., Rafat, M. (2018) Insights into the impact of pocket and source elevation in Vertical Gate Elevated Source Tunnel FET structure "IEEE Transactions on Electron Devices, vol. 66, no. 1, pp. 752-758, Q1
- 8. Syed, A. Hafiz, Iltesha, Ehteshamuddin, M., and Loan, Sajad A., (2019) Dielectrically-Modulated Source-Engineered Charge-Plasma Based Schottky-FET as a label-free Biosensor, IEEE Transactions on Electron Devices, pp. 1905-1910, volume: 66, no. 4, Q1
- 9. Shaikh, M. Rizwan Uddin, and Loan, Sajad A, (2019) Drain-Engineered TFET with Fully Suppressed Ambipolarity for High Frequency Application, IEEE Transactions on Electron Devices, pp.1628-34, volume: 66, Issue: 4, Q1
- Ehteshamuddin. M., Loan, Sajad A., Alamoud, A. R. M., (2019) Abdulrahman, Investigating a Dual MOS-CAP Variant of Line-TFET With Improved Vertical Tunnelling incorporating FIQC Effect, IEEE Transactions on Electron Devices, vol. 66, no. 11, pp. 4638 - 4645; Q1

#### (a) IEE/IET publications (4)

11. Verma, S., **Loan, Sajad A.,** and Alamoud, A. R. M. (2018); "Hybrid AlGaN/GaN High Electron Mobility Transistor: Design and Simulation", IET Circuits, Devices and Systems, vol. 12, no. 1, pp.33–39, **Q3** 

- 12. **Loan, Sajad A.,** Kumar Sunil, Alamoud, A. R. M. (2017); High performance Engineered Gate Transistors based Compact Digital Circuits, IET Electronics Letters, vol. 53, no. 3, p. 138 140. **Q2**
- 13. Loan, Sajad A., Verma, S., and Alamoud, A. R. M. (2016); High Performance Charge Plasma Based Normally-Off GaN MOSFET, IET Electronics Letters, vol. 52, no. 8, pp. 656 658,. Q2
- 14. Bashir, F., Murshid, Asim M., Loan, Sajad A., (2020) Metal controlled nanoscaled dopingless MOSFET on selective/partial buried oxide, IET Circuits, Devices and Systems, vol. 14, no. 7, pp. 1058-1064. Q3

### (b) Springer publications (17)

- 15. Verma, S., **Loan, Sajad A.**, and Alamoud, Abdulrahman M., (2018) Design and simulation of dopingless charge plasma based enhancement mode GaN MOSFET, Journal of Computational Electronics, vol. 17, pp. 256-264. **Q3**
- 16. Bashir, F., **Loan, Sajad A.,** Shuja A Abbasi and A. R. M. Alamoud, (2015) "A High Performance Gate Engineered Charge Plasma based Tunnel Field Effect Transistor" Journal of Computational Electronics, vol. 14. No. 2, pp. 477-485. **Q3**
- 17. **Loan, Sajad A.**, Murshid, Asim. M. et. al, (2014) "A Novel Multi Membership Function based VLSI Architecture of a Fuzzy Inference Processor" International Journal of Fuzzy Systems, vol. 16, no. 1, pp. 1-13. Q2
- 18. Murshid, Asim. M. Loan, Sajad A.,, Abbasi, Shuja A and Alamoud, A. R. M. (2012) "A Novel VLSI Architecture for a Fuzzy Inference Processor using Triangular-Shaped Membership Function" International Journal of Fuzzy Systems, Vol. 14, No. 3,pp. 345-360. Q2
- 19. Murshid, Asim. M. Loan, Sajad A., Abbasi, Shuja A and Alamoud, A. R. M. (2011), "VLSI Architecture of Fuzzy Logic Processors: a Review" International Journal of Fuzzy systems, vol. 13, no.2, pp. 74-88. Q2
- 20. Ashita and **Loan, Sajad A.,** Rafat M. (2018), Ambipolar Leakage suppression in Electron-Hole Bilayer TFET: Investigation and Analysis, **J. of Computational Electronics**, Volume 17, Issue 3, pp 977–985. **Q3**
- 21. Verma S., Loan, Sajad A., et. al. (2019)A Normally-OFF GaN CAVET and its Thermal and Trap analysis, Journal of Computational Electronics vol. 8, no. 3, pp. 941-950 Q3
- 22. Khan. A and **Loan, Sajad A.**, (2021), Metal Drain Double-Gate Tunnel Field Effect Transistor with Underlap: Design and Simulation, Silicon Journal, vol. 13, no. 5, pp.1421-1431. **Q2**
- Ehteshamuddin, M. Loan, Sajad A., and Rafat, M. .(2020) Drain-Engineered Vertically-Stacked Junctionless FET Exhibiting Complementary Operation, Journal of Computational Electronics, vol. 20, no. 1, pp. 545-555
   Q3
- Ashita and Loan, Sajad A., A FinBOX based Ge FinEHBTFET: Design and Investigation, (2022) Silicon, vol. 14, pp. 2165–2174. Q2
- 25. Khan. A and **Loan, Sajad A.,** (2022), Germanium Source Metal drain Tunnel FET with Dual Dilectric Underlap, Silicon, vol. 14, no. 3, pp. 1253-1262 **Q2**
- 26. Nigar, H., Alkhammash, H.I. and Loan, Sajad. A. (2021) A Charge Balanced Vertical Power MOSFET With Record High Balliga's Figure of Merit: Design and Investigation, Silicon, pp. 1-12 Q2
- 27. Ehteshamuddin, M, Alkhammash, H.I. **Loan, Sajad A., (2022),** Drain-Engineered Reconfigurable Transistor Exhibiting Complementary Operation, Accepted in Silicon. **Q2**
- Shaikh, M. Rizwanuddin, Loan, Sajad A., and Alharbi, Abdullah G.(2021), Leakage Mitigation in NW FET using Negative Schottky Junction Drain and its Process Variation Analysis, Journal of Computational Electronics, vol. 20. No. 6, pp. 2360-2368.
- 29. S. Mujumdar, **Sajad A Loan** and Nelofer Afzal, CNTFET based 4-bit Thermometer Current Steering Digital to Analog Converter: Design and Analysis. **Q3**
- 30. Seema Jogad, M. Saqib Akhoon and **Sajad A. Loan**, CNTFET based Open-Loop Comparators: Design and Simulation, accepted in Analog IC and Signal Processing **Q3**
- 31. Anam Khan and **Sajad A Loan**, Germanium Pocket based Tunnel FET with underlap: Design and Simulation, accepted in Analog IC and Signal Processing, **Q3**

#### (c) Elsevier Publications(8)

- 32. Kumar, S., **Loan, Sajad A.** and Alamoud, A.R.M, (2017), <u>A Novel Nanoscaled Schottky Barrier Based Transmission Gate and its Digital Circuit Applications</u>, Journal of Superlattices and Microstructures, vol. 104, no. 4, pp. 271–281, **Q2**
- 33. Kumar, S., **Loan, Sajad A.** and Alamoud, A. R. M, (2016) "Design of a Novel High Performance Schottky Barrier Based Compact Transmission Gate" Journal of Superlattices and Microstructures, vol. 92, no. 4, pp. 337-347
- 34. Nizammuddin, M. and **Loan, Sajad A.** (2016) "Design and Simulation of High Performance Carbon Nanotube Based Three Stage Operational Amplifiers, Elsevier's <u>Materials Today: Proceedings</u>, <u>Volume 3, Issue 2</u>, pp. 449–453. **Q2**
- 35. Loan, Sajad A., Kumar, S. and Alamoud, A.R.M. (2016), "A Novel Double Gate Metal Source/Drain Schottky MOSFET as an Inverter" Journal of Superlattices and Microstructures, vol. 91, no. 3 pp. 78-89. Q2
- 36. **Loan, Sajad A.,** Bashir, F., Akhoon, M. S., (2016), Design and Simulation of Oxide and Doping Engineered Lateral Bipolar Junction Transistors for High Power Applications, Journal of Superlattices and Microstructures, vol. 89,no. 1, pp. 120-135. **Q2**
- 37. Verma, S. and Loan, Sajad A., (2018), Polarization Engineered Enhancement Mode GaN HEMT: Design and Investigation, Journal of Superlattices and Microstructures, vol. 119, pp. 181-193. Q2
- 38. Hafsa Rafat and Sajad A Loan, A Uni-gate Vertical Power MOSFET with Improved Figure of Merits: Design and Analysis, accepted Elsevier Alexander Engineering Journal, Q1
- Simulation and Performance Evaluation of Electrical Properties of GaN MOS-HEMTs Based Biosensors for Rapid Detection of viruses, accepted Materials Today Communications, Q2

#### (d) Institute of Physics (IOP) Journals (6)

- Nizammuddin, M., Loan, Sajad A., et. al, "Design and Comparative Analysis of High Performance cascode Carbon Nanotube based Operational Transconductance Amplifiers" IOP Nanotechnology, vol. 9, 2015(SCI Listed; IF=3.875)
   Q1.
- Loan, Sajad A., Bashir, F., et al, "A high performance charge plasma PN Schottky collector transistor on silicon-on insulator", IOP Semiconductor Science and Tech, vol. 29, no. 9, 015011, 2014(SCI Listed; IF =2.361). Q1.
- 42. **Loan, Sajad A.,,** Bashir, F., et al, "A high performance charge plasma based lateral bipolar junction transistor on selective buried oxide" IOP Semiconductor Science and Tech, vol. 29, no. 9, 015011, 2013(SCI Listed; IF =2.361). **Q1**.
- 43. **Loan, Sajad A.,,** S. Qureshi, S. and Iyer, S. S. K, "A novel high breakdown laterals BJT on SOI with Multizone doped and multistep oxide: A numerical simulation study" IOP Semiconductor Science and Technology Vol.24, No. 2, 2009, (SCI Listed; IF=2.361) **Q1**.
- 44. Ehteshamuddin, M., **Loan, Sajad A.,** and Rafat, M. (2018), "A vertical Guassian doped SOI-TFET with enhanced DC and analog RF performance "IOP Semiconductor Science and Tech, vol. 33, no. 7. **Q1**.
- 45. Nigar, H, and **Loan, Sajad A.,** (2019), High performance selective buried double gate power MOSFET, IOP Semiconductor Science and Tech, vol. 34, no. 5. **Q1**.

#### (e) Taylor and Francis Journals (2)

- 46. **Loan, Sajad A.**, et. al (2017), "Design and Simulation of High Performance Lateral Bipolar Junction Transistor on SOI" International Journal of Electronics, vol. 104, no. 1, pp. 111-125, , 2017. **Q3**
- 47. Haris, M., Loan, Sajad A., (2021), Laterally Asymmetric Channel based Tunnel Field Effect Transistors: Design and investigation, Int. Journal of Electronics. vol. 108,no. 2, pp. 284-304. Q3 (f) World Scientific Journals(1)
- 48. Loan, Sajad A., et. al, (2015) "Design and Comparative Analysis of High Performance Carbon Nanotube based Operational Transconductance Amplifiers" World Scientific Nano, vol. 10, no. 3, pp. 1550039 Q3

# (g) American Scientific Publishers (2)

- Nizammuddin, M., Loan, Sajad A., and Alamoud, A. R. M., (2017), Design, simulation and the comparative analysis of CNTFET based multistage operational amplifiers, Journal of Nanoelectronics and Optoelectronics, 12(10):1045-1055.
- 50. Haris M., Loan, Sajad A. and Mainnuddin (2019), Si/GaAs Hetero Junction Tunnel FET: Design and Investigation, Journal of Nanoelectronics and Optoelectronics, 14(10):1434-1444.

#### (h) IOS Press journals (1)

51. Loan, Sajad A., Murshid, Asim. M. et. al. (2013), "A Novel VLSI Architecture for a Fuzzy Inference Processor using Gaussian-Shaped MF" Journal of Intelligent and Fuzzy systems, vol.24, no. 1, pp.5-19. Q2

#### (i) Wiley publications (7)

- 52. Shaikh, Mohd Rizwan Uddin, **Loan, Sajad A.,** Alsharani, A., (2020) Electrostatically doped drain engineered DG-TFET: Proposal and analysis, IJNM, electronics, devices and networks, no. 6, pp. 1-10. **Q3**
- 53. Jogad, Seema, **Loan, Sajad A.** and Nelofer Afzal, (2020) CNTFET based Class AB Current Conveyor II: Design, Analysis and Waveform Generator Applications, IJNM, electronics, devices and networks, pp. 1-15, <a href="https://doi.org/10.1002/jnm.2783">https://doi.org/10.1002/jnm.2783</a>, **Q3**
- 54. Jogad, Seema, Alkhammash, Hend I, **Loan, Sajad A.** and Nelofer Afzal, (2020) CNTFET-based active grounded inductor using positive and negative current conveyors and applications, Wiley IJNM, electronics, devices and networks, 15 May 2021<a href="https://doi.org/10.1002/jnm.2895">https://doi.org/10.1002/jnm.2895</a> Q3
- 55. Haris, M., **Loan, Sajad A**, (2020), Pseudo Split Gate InGa0.53As0.47/InP Hetero-Junction Tunnel FET: Design and Analysis, IJNM, electronics, devices and networks, https://doi.org/10.1002/jnm.2826, **Q3**
- 56. Ashita, Alkhammash, Hend I, Sajad A Loan, Loan, Sajad A, Rafat. M, (2021), Heterodielectric oxide engineered single lateral pocket based gated source TFET, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, pp. e2877. Q3
- 57. Akhoon, M. Saqib, Suandi, S. A. and Loan, Sajad A., (2022) High Performance Accelerators for Deep Neural Networks: a Review. Expert Systems, vol. 39, no.1, pp-e12831 Q2
- 58. Jogad. S., **Loan, Sajad A.**, Afzal, N. CNTFET based Dual Output Second Generation Current Conveyor: Design and Applications, accepted in Wiley IJNM, electronics, devices and networks,

## (j) Royal Society of Chemistry (RSC) Advances

59. Singh, S., Singh, Sangeeta, Jha, K. K., and Loan, Sajad A, Dual Inverted-T Cavity Label-free Si:HfO2 Ferroelectric Junctionless. Accepted in RSC advances. 2022 Q1

# International Journal of Nano manufacturing and Nanoelectronics and materials (Scopus indexed) (1)

60. **Loan, Sajad A.**, Qureshi, S. and Iyer, S.S.K.(2009) "A Novel Nanoscaled Lateral Bipolar Transistor on Silicon on Insulator" Int. Journal of Nano-manufacturing vol. 4, no. 1-4, pp. 42-50. **Q4** 

61. Driss BOUGUENNA, Abbès BELOUFA, Khaled HEBALI and **Sajad A LOAN**."Investigation of the Electrical Characteristics of AlGaN/AlN/GaN Heterostructure MOS-HEMTs with TiO2 High-k Gate Insulator" Hindawi Publications, International Journal of Nanoelectronics and materials, **Q3** 

#### OTHER REFEREED JOURNAL PUBLICATIONS (7):

- 62. **Loan, Sajad A.**, (2009) "A Novel Schottky Collector Lateral Bipolar Junction Transistor on Silicon on Insulator', Journal of Active and passive electronics devices" Volume 9, Number 4 p. 281-288 USA.
- 63. Ahmad, S. N. and **Loan, Sajad A.**, (2005) "A New Paradigm in A/D conversion", published in "Journal of Active and passive electronics devices" USA, vol 1, pp. 69-73.
- Loan, Sajad A., (2006),"A New Gradient Based Edge Detector", J. of Active and Passive Electronics Devices" USA vol.1, no. 3-4, pp 301-309.
- 65. Loan, Sajad A., et. al., (2008) "A Novel VLSI architecture for hybrid DCT-SVD image coding Algorithm", Journal of Active and Passive Electronics Devices, USA, vol.3, no. 2, pp.143-152, 2008.
- 66. Loan, Sajad A., et. al. (2008)"A Novel VLSI Architecture for Euclid Algorithm" Journal of Active and Passive Electronics Devices, USA vol.3 pp.231-239
- 67. **Loan, Sajad A.**, et. al, (2008) "The Low Power Fuzzy Processor Designing, an Over view" Journal of Active and Passive Electronics Devices, USA Vol.3 pp. 281-299.
- 68. Loan, Sajad A., et. al, (2009) "A Low Power with Reduced Latency MC-CDMA Receiver" vol. 4,no. 1-2, pp. 147-158.

#### **MAJOR REFEREED CONFERENCE PUBLICATIONS (72):**

- 1. Misbah Noor, A. G. Alharbi and **Sajad A Loan**, High Performance Hybrid Conduction Enhancement Mode High Electron Mobility Transistors, accepted in proceedings of IEEE ICM 2022.
- S. Mujamdar, Sajad A Loan and Nelofer Afzal, CNTFET Based 2-Bit Unary Weighted Current Steering Digital to Analog Converter Using Cascode Current Mirror Technique, accepted in proceedings of IEEE ICM 2022.
- 3. Mehak Mir and **Sajad A Loan**, A Novel High performance D-latch using Gate Engineered Schottky devices, accepted in proceedings of IEEE IMPACT 2022, AMU Aligarh, India
- 4. Seema Jogad and **Sajad A Loan**, Implementation of CNFET based Negative Gain Digitally Programmable Current Conveyor, accepted in proceedings of IEEE IMPACT 2022, AMU Aligarh, India.
- 5. Akhoon M. S., Alharbi, A. G., **Loan, Sajad A.**, Design and Simulation of Carbon Nanotube Based Current Source Load Differential Amplifier, accepted in IEEE ICM 2021 Egypt.
- 6. Mujumdar, S., **Loan, Sajad A.**, Afzal, N. (2021), A 4-Bit Binary Weighted Current Steering CNTFET Based Digital to Analog Converter, accepted in IEEE ICM 2021 Egypt
- 7. Khan A., and **Loan, Sajad A.**,(2021), Double Gate TFET with Germanium Pocket and Metal Drain Using Dual Oxide in proceedings of IEEE ICM 2021 Egypt.
- 8. Verma, S. and Loan, Sajad A.,(2021), Gallium Nitride based Buried Oxide Current Aperture Vertical Electron Transistor (B-CAVET) in proceedings of ICNBL 2021, NIT Srinagar Kashmir, India.
- 9. Ehteshamuddin, M., Loan, Sajad A., et. al. (2020), Stacked Nanosheet Based Reconfigurable FET, in proceedings of IEEE ICM 2020, Jordan
- 10. Sheikh, M. Rizwanuddin and Loan, Sajad A.,(2020), Analytical Modelling and Benchmarking of Fully Depleted Buried Metal Layer Junctionless Transistor, accepted in IEEE Int. Conference on Semiconductor Electronics, Malaysia.
- 11. Khan, A. and Loan, Sajad A. (2020), Germanium Source Double-Gate Tunnel Field Effect Transistor with Metal Drain: Design & Simulation, accepted in IEEE Int. Conference on Semiconductor Electronics, Malaysia
- 12. Jogad, S, Loan, Sajad A., and Afzal, N. (2020), A 32-nm CNTFET OTA based Integrator, accepted in proceedings of JTA Multidisciplinary International Conference February 2020, New Delhi (Best paper award).
- **13.** Nigar, H. and **Loan, Sajad A.**, (2020), Analyses of selective buried gates power MOSFET as a high performance inverter, accepted in proceedings of JTA Multidisciplinary International Conference February 2020, New Delhi. (**Best paper award**).
- Jogad, S, Loan, Sajad A., Afzal, N. (2020), Design, Simulation and Comparative Evaluation of Active Filters
  Using 32-nm CNTFET-OTA, accepted in proceedings of IEEE ic-ETITE'20, VIT Velore, India (Best paper
  award)
- 15. Loan, Sajad A., (2019), Multifunctional nanoelectronics devices: Design and applications, in proceedings of ICNBL 2019, NIT Srinagar.
- 16. Ehteshamuddin, M., Loan, Sajad A., et. al. (2019), A Method to Implement Field-Induced Quantum-Confinement in MOSCAP-Based Line TFET Architectures, accepted in IEEE ICM 2019, Cairo Egypt.
- 17. Ehteshamuddin, M., **Loan, Sajad A.**, (2019), Insights into the Buried-Metal-Layer Impact on GIDL and ON-State Characteristics in Junctionless Transistor, accepted in IEEE UPCON, AMU Aligarh,
- 18. Nigar, H. and Loan, Sajad A. (2019), Impact of Gate-Drift Overlap on the Figure of Merits of Dual Buried Gates Power MOSFET, in proceedings of IEEE UPCON, AMU Aligarh.
- 19. Jogad, S, Loan, Sajad A.,, Afzal, N. (2019), Sinusoidal Oscillator using 32-nm CNTFET-OTA, in proceedings of IEEE UPCON, AMU Aligarh

- Ashita and Loan, Sajad A., (2019), A Line TFET design employing Tri-Line gate architecture and U-shaped pockets for minimizing drain field effects, in proceedings of IEEE S3S conference, 2019, San Francisco USA.
- 21. Haris, M. Loan, Sajad A. (2019), in proceedings of IEEE NMDC 2019, Sweden.
- 22. Ashita and **Loan, Sajad A.**, and Rafat, M. (2019), p-Heterogate Ge EHBTFET with asymmetric dielectric underlap pockets, in proceedings of IEEE Nanotechnology Materials and Device conference Sweden.
- Haris, M. Loan, Sajad A. (2019), Impact of gate oxide traps and In0:53Ga0:47As/BOX traps on the performance of In0:53Ga0:47As on Insulator TFET and its mitigation, in proceedings of IEEE S3S conference, 2019, San Francisco USA
- 24. Sheikh, M. Rizwanuddin and **Loan, Sajad A.**,(2019), Simulation Study of a Split-Channel Quad-Gate Tunnel Field-Effect Transistor, in proceedings of IEEE SPIN 2019, Noida India
- 25. Jogad, S, Loan, Sajad A., Afzal, N. (2018), Design, Simulation and Comparative Evaluation of Active Filters using 32-nm CNTFET-OTA, in proceedings of IEEE INDIACOM 2018 Delhi.
- 26. Ehteshamuddin, M., **Loan, Sajad A.**, (2018) "Effect of traps on the performance of Tunnel FETs" in proceedings of IEEE, ICEEE 2018, Dated 3-5-2018 Istanbul Turkey. (BEST PRESENTATION AWARD).
- 27. Ehteshamuddin, M., **Loan, Sajad A.** (2017), Excellent DIBL Immunity in Junctionless Transistor on a High-k Buried Oxide, in proceedings of IEEE INDICON 2017, IIT Roorkee, India.
- 28. Verma, S. and **Loan, Sajad A.**, (2017), "Enhancement mode GaN vertical transistor with high breakdown voltage, accepted in IWPSD 2017 Delhi, India.
- 29. Ashita and **Loan, Sajad A.**, and Rafat, M. (2017), "A high performance elevated vertical tunnel spurce MOSFET with improved subthreshold swing", accepted in IWPSD 2017 Delhi, India.
- 30. Kumar, S, **Loan, Sajad A.**,, Murshid, Asim M., (2017), "Hybrid doped PMOS and its short channel performance" in proceedings of IEEE INDICON 2017, IIT Rourkee, India.
- 31. Haris, M, Loan, Sajad A., and Mainnuddin, (2017), Dual Material Gate Dopingless InAs TFET for Low Power Applications, in proceedings of IEEE IMPACT.
- 32. Nizammuddin, M., **Loan, Sajad A.**, and Murshid, A, M, (2017), High Performance Carbon Nanotube based Folded Cascode Operational Transconductance Amplifiers, in proceedings of IEEE IMPACT, AMU Aligarh, India. (BEST PAPER AWARD).
- 33. Ashita and **Loan, Sajad A.**, and Rafat, M. (2017), Investigation of leakage in FinEHBTFET with stack-gate underlaps, in proceedings of IEEE IMPACT, AMU Aligarh, India (BEST PAPER AWARD).
- 34. Ehteshamuddin, M., **Loan, Sajad A.**, Alharbi, A. G., (2017), A Junctionless Inverted-TFET with Increased ON-current and Reduced Ambipolarity, in proceedings of IEEE IEMCON 2017, University of British Colombia, Canada, (BEST PAPER AWARD).
- 35. Ashita and **Loan, Sajad A.**, and Rafat, M. (2017), "A Novel FinBOX EHBTFET for low power applications" in proceedings of IEEE ICMDCS.
- 36. Ehteshamuddin, M., Loan, Sajad A., Haris, M. and Rafat, M.(2017), Enhanced Subthreshold Characteristic in SOI MOSFET With Non-Uniform Drain Doping Profile, in proceedings IEEE ICMDCS.
- 37. Haris, M., **Loan, Sajad A.**, Ehteshamuddin, M. and Mainnuddin, (2017), An Ambipolar immune Si/GaAs Hetero-junction Doping-less TFET, in proceedings IEEE ICMDCS.
- 38. **Loan, Sajad A.**,, Verma, S., Alharbi, A. G., Murshid, A. M. (2017), "Polarization Engineered Enhancement Mode High Breakdown Voltage GaN CAVET" in proceedings of IEEE GCC-2017, Bahrain
- 39. Bashir, F. and **Loan, Sajad A.** (2016), Charge plasma based Partial-Ground-Plane- MOSFET on Selective Buried Oxide (SELBOX)" in proceedings of IEEE S3S San Francisco, USA 2016
- Verma, S. Shabir, H., Shabir, Loan, Sajad A. (2016), A novel nanoscaled vertical hybrid GaN HEMT, Proceedings of the International Conference on Nanotechnology for Better Living, National Institute of Technology, Srinagar, Kashmir, Vol. 3, No. 1, p. 194.
- 41. Ehteshamuddin, M., **Loan, Sajad A.**, and Rafat, M.(2016), "High Performance Doping-less Hetero-barrier p-Tunnel Field Effect Transistor, accepted in proceedings of IEEE ICEE 2016, IIT Bombay.
- 42. Ashita and **Loan, Sajad A.**, and Rafat, M. (2016), "A Novel Tunnel Field-Effect Transistor with counter doped pockets, in proceedings of IEEE ICEE-2016, IIT Bombay.
- 43. Kumar, S. and **Loan, Sajad A.** (2016), Gate engineered MOSFET for implementing a full adder circuit, accepted in proceedings of IEEE ICEE-2016, IIT Bombay.
- 44. Verma, S., Loan, Sajad A., (2016), Barrier Engineered Enhancement Mode High Breakdown Voltage GaN CAVET, in proceedings of IEEE ICEE-2016, IIT Bombay.
- 45. Bashir, F and **Loan, Sajad A.**, (2016), Design and Simulation of High Performance Dopingless Tunnel Diode, in proceedings of IEEE ICEE 2016, IIT Bombay.
- 46. Shah, Z. M. and **Loan, Sajad A.**,(2016), Breakdown enhancement of Super-HFET using high-K passivation layers- A comparative analysis, Conference: Proceedings of the International Conference on Nanotechnology for Better Living, 2016-11-06
- 47. Kumar, S. and Loan, Sajad A. (2016), "A Novel hybrid doping based SOI MOSFET", in proceedings of IEEE ICDCS-2016
- 48. Kumar, S. and **Loan, Sajad A.**, (2016), "Schottky barrier based compact transmission gate, a simulation study, in proceedings of IEEE ICDCS-2016
- 49. Loan, Sajad A., Bashir, F, Rafat, M., (2015), Charge Plasma Based InAs Tunnel Field Effect transistor, accepted in proceedings of IWPSD 2015, IISC Bangalore.
- 50. M. Nizammuddin and Loan, Sajad A., (2015), CNTFET based Folded Cascode Operational Transconductance Amplifiers' in proceedings of IWPSD 2015, IISC Bangalore.
- 51. Verma, S. and Loan, Sajad A. (2015), Dopingless High performance Enhancement mode GaN MOSFET using Charge Plasma, in proceedings of IWPSD 2015, IISC Bangalore.

- 52. Loan, Sajad A.,, Bashir, F et al., (2014), High Performance Charge Plasma Based Multi Zone Lateral Bipolar Junction Transistor, in proceedings of IEEE ICEE IISC Bangalore 2014
- 53. **Loan, Sajad A.**,, et.al., (2014), Design and Simulation of a High Performance Dopingless p-Tunnel Field Effect Transistor, in proceedings of IEEE ICEE IISC Bangalore
- 54. Loan, Sajad A.,, et.al.,(2014), "A High Performance Double Gate Dopingless Metal Oxide Semiconductor Field Effect Transistor" in proceeding of IEEE IIT Portland USA.
- 55. Loan, Sajad A. et.al., (2014), High Performance Carbon Nanotube based Cascode Operational Transconductance Amplifiers" in proceedings of WCE 2014 London, pp. 265-269.
- 56. **Loan, Sajad A.**,, et.al., (2014), A Novel High Performance Nanoscaled Dual Oxide Doping Less Tunnel Field Effect Transistor", in proceedings of WCE 2014 London, pp.291-294
- 57. Loan, Sajad A., et.al., (2014), A Novel VLSI architecture of a weighted average defuzzifier unit for a fuzzy inference processor" in proceedings of IAENG-IMECS Hong Kong
- 58. Loan, Sajad A.,, et.al., (2014) A novel high performance nanoscaled dopingless lateral PNP transistor on SOI", in proceedings of IAENG-IMECS Hong Kong
- 59. Loan, Sajad A., et. al (2014), High performance oxide engineered lateral Schottky bipolar transistor" in proceedings of IAENG-IMECS Hong-Kong, 2014 (Merit Paper award)
- 60. Loan, Sajad A., et.al., (2014), Design of a novel high gain CNT based operational transconductance amplifier" in proceedings of IAENG-IMECS Hong Kong.
- 61. Abbasi, A., Abbasi, SA, A.R.M. Alamoud, A.R.M. and **Loan, Sajad A.**, **(2014),** ASIC Design and Implementation of a Novel Arbitrary Function Generator Using Orthogonal Functions, Advance in Electronic and Electric Engineering, vol. 4, no. 1, pp. 1-8
- 62. Bashir, F, **Loan, Sajad A.**,, (2014) A High Performance Dopingless P-Tunnel Field Effect Transistor", in proceedings of International Conference on nanotechnology, JMI VEw Delhi, India
- 63. Loan, Sajad A., and Asim. M. Murshid, (2013), A Novel VLSI architecture of a defuzzifier unit for a fuzzy inference processor" in proceedings of IEEE ICAES Pilani, pp. 138-141
- 64. Loan, Sajad A., and Asim. M. Murshid, (2013), A Novel VLSI architecture of multi membership function based MAX-MIN calculator circuit" in proc. of IEEE ICAES Pilani, pp. 74-78
- 65. Loan, Sajad A., Qureshi, S. and Iyer, S.S.K., "A High Breakdown Voltage Lateral Bipolar Junction Transistor on Silicon on Insulator with two zone doping and Buried Oxide Thick Step, in proceedings of World Congress on Engineering (ICEEE -2008) London, pp. 348-352
- 66. Loan, Sajad A., Qureshi, S. and Iyer, S.S.K.,, "A novel Multizone doped and multistep oxide lateral Bipolar Transistor on Silicon on Insulator" in proceedings of IEEE ICSE 2008 Malaysia (25-27<sup>th</sup> Nov, 2008) (Bagged best student paper award)
- 67. Loan, Sajad A., Qureshi, S. and Iyer, S.S.K.,, "A numerical simulation study of Side Selective Buried Oxide based MOSFET" in proceedings of IEEE EDSSC 2008 Hong Kong.
- 68. Loan, Sajad A., Qureshi, S. and Iyer, S.S.K.,, "Investigation of a New Partial Ground Plane Based MOSFET on Selective Buried oxide" in proc. of IEEE Spanish Conf. on Electron Devices 2009.
- 69. Loan, Sajad A., Qureshi, S. and Iyer, S.S.K.," A Novel Nano Scale Lateral Bipolar Transistor on Silicon on Insulator," proceedings of ICON 2008 Jeddah KSA.
- 70. Loan, Sajad A., Qureshi, S. and Iyer, S.S.K.,"A Novel High Breakdown Voltage Lateral Schottky Collector Bipolar Transistor on Buried Oxide Multistep" in pro. of IEEE RSM 2009, Malaysia
- 71. Loan, Sajad A., Qureshi, S. and Iyer, S.S.K.,(2009)" A high performance lateral bipolar transistor on SELBOX" in proceedings of IEEE ISDRS USA, pp-1-2,
- 72. Qureshi, S, **Loan, Sajad A.**, and Iyer, S.S.K., (2009) "A High Performance MOSFET on Selective Buried Oxide with Improved Short Channel Effects" in proceedings of IEEE ISDRS, USA, pp-1-2,

Dr. Sajad A. Loan 26/October/2022

# **REFERENCES**

- 1. Prof. Omar Ramahi, Electrical and Computer Engineering, University of Waterloo, Canada
  - Email: omar.ramahi@uwaterloo.ca, Phone: 519-888-4567 x37460
- 2. Prof. S. Qureshi, Electrical Engineering Department, IIT Kanpur India.

Email: qureshi@iitk.ac.in,

3. Prof.Sundar Kumar Iyer, Electrical Engineering Department, IIT Kanpur India.

Email: sskiyer@iitk.ac.in,

4. Prof. M. Hasan, Electronics and Communication Engineering, AMU Aligarh.

Email: mohd.hasan@amu.ac.in,

5. Prof. Shuja A Abbasi, Former Professor King Saud University, Saudi Arabia.

Email: shuja.abbasi@gmail.com,