

# Fully Differential CMOS folded-cascode Operational Amplifier

Manisharma Sugurthi

Department of Electronics and Communication Engineering, Rajiv Gandhi University of  
Knowledge Technologies, Ongole, Andhrapradesh, India, 523225.

sugurthimanisharma@gmail.com

**Abstract**— This paper presents the design and implementation of a fully differential CMOS folded cascode operational amplifier (op-amp). The proposed op-amp utilizes a folded cascode output stage to achieve high gain and output swing. The differential input stage provides excellent common-mode rejection ratio (CMRR) and noise performance. The op-amp is designed and simulated using a standard 0.18  $\mu\text{m}$  CMOS process. The op-amp is suitable for various analog applications, including data converters, filters, and instrumentation amplifiers.

## I. INTRODUCTION

In recent years, there has been a growing demand for high-performance op-amps with improved characteristics such as high gain, high bandwidth, low noise, and high output swing. Fully differential op-amps have gained significant attention due to their inherent advantages, including superior common-mode noise rejection, increased signal-to-noise ratio (SNR), and better matching. The folded cascode topology is a popular choice for the output stage of op-amps as it provides high output impedance and large output swing. This paper presents the design and implementation of a fully differential CMOS folded cascode op-amp. The op-amp is designed and simulated using a standard 0.18  $\mu\text{m}$  CMOS process. Simulation results demonstrate the excellent performance of the proposed op-amp in terms of gain, bandwidth, and power consumption

## II. PRINCIPLE OF GENERATION

The fully differential CMOS folded cascode op-amp operates by amplifying the difference between two input signals. The differential input stage converts the input voltage difference into a differential current. This differential current is then mirrored and amplified by the cascode transistors in the output stage. The cascode transistors significantly increase the output impedance, leading to higher voltage gain. The output stage delivers a differential output voltage, which is the amplified version of the input difference.




Fig. 1 Related Graphs of Fully differential CMOS folded - cascode op-amp

## III. IMPLEMENTATION

A fully differential CMOS folded cascode op-amp amplifies the input voltage difference,  $V_{id}$ . The differential input stage converts this difference into a current, which is mirrored and amplified by the cascode transistors. The CMFB circuit stabilizes the output voltage,  $V_{out}$ . The output voltage is related to the input voltage difference by the following formula:

$$V_{out} = A_v * (V_{i1} - V_{i2})$$

where  $A_v$  is the voltage gain of the op-amp. The high output impedance of the cascode stage contributes to a large voltage gain.

Additionally, the op-amp exhibits high common-mode rejection ratio (CMRR). The CMRR is defined as the ratio of the differential-mode gain to the common-mode gain. The common-mode gain,  $A_{cm}$ , is typically much smaller than the differential-mode gain, resulting in a high CMRR




Fig. 2 a fully differential CMOS folded-cascode op-amp

## IV. ISSUES & IMPROVEMENTS

Common issues with fully differential CMOS folded cascode op-amps include limited output swing, noise sensitivity, and power consumption. To address these, techniques such as adaptive biasing, noise cancellation, and power-efficient design strategies can be employed. Additionally, careful transistor sizing, layout optimization, and compensation techniques are crucial for achieving optimal performance.

## V. CONCLUSION & FUTURE SCOPE

Hence, the fully differential CMOS folded cascode op-amp presented in this paper achieves high performance in terms of gain, bandwidth, and power consumption. Future work could focus on further enhancing performance through advanced design techniques, process scaling, and noise reduction strategies. Integration with other circuits and reliability improvement are also potential areas for research.

## VI. REFERENCES

1. Sudhir Mallya, Joseph H Navin "Design Procedures for a Fully Differential Folded-Cascode CMOS Operational Amplifier", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL 24, NO. 6, DECEMBER 1989
2. "Analysis and design of analog integrated circuits", fifth edition of Wiley.