

Poornima COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES

PAGE NO.

Unit 5

Computer Arithmetic:- Introduction, Addition and subtraction, Multiplication Algorithms (Booth Multiplication Algorithm), Division Algorithms, floating point Arithmetic operations, Decimal Arithmetic Unit, Input-Output organization, Input-Output Interface, Asynchronous data transfer, Modes of transfers, Priority Interrupt, DMA, Input -Output processor (IOP), CPU IOP communication, serial communication.

Introduction:- The solution to any problem that is stated by a finite number of well-defined procedural steps is called algorithm. We consider addition, subtraction, multiplication and division for the following types of data.

- 1) Fixed point-binary data in signed-magnitude representation
- 2) fixed point binary data in signed 2's complement representation.
- 3) floating-point binary data.
- 4) Binary coded decimal - (BCD) data.

Addition and Subtraction:-

1) Addition and subtraction with signed magnitude data:-

In both operations the first bit is considered as Addition/Subtraction

1100 0100
↑ ↑
Negative Number Positive Number

Addition and Subtraction of signed-Magnitude Numbers

Operation	Add Magnitudes	Subtract Magnitudes		
		When A > B	When A < B	When A = B
(+A) + (+B)	+ (A + B)			
(+A) + (-B)		+ (A - B)	- (B - A)	+ (A - B)
(-A) + (+B)		- (A - B)	+ (B - A)	+ (A - B)
(-A) + (-B)	- (A + B)			
(+A) - (+B)		+ (A - B)	- (B - A)	+ (A - B)
(+A) - (-B)	+ (A + B)			
(-A) - (+B)	- (A + B)			
(-A) - (-B)		- (A - B)	+ (B - A)	+ (A - B)


ADDITION:-

1 if the signs of both the numbers are same, then we have to add the magnitudes and the resultant sign of A is consider overall.

2 if the signs of both the numbers are different then we subtract the magnitudes

- Here A_s is flip flop to store signed bit of first number.
- B_s stored signed bit of B-register using flip flop.
- Parallel adder \rightarrow it adds parallel two bits.

mode bit \rightarrow if $m=0$ then parallel adder performs $B + 0 + A = A + B$
 \uparrow mode bit
from B-register A-register




- sum S transferred to A register and g/p carry transferred to E-flip flop Hardware for signed magnitude addition and subtraction or Extended flip flop.

- AVF \rightarrow Add overflow flip flop (After performing any addition operation, if there is any overflow then it is stored in AVF.)


for subtraction operation :-

$$1 + \bar{B} + A = A - B$$




Flowchart for add and subtract operations

Addition and Subtraction with Signed 2^{1s} Complement Data



Hardware for signed 2^{1s} complement addition and subtraction

Algorithm for adding and subtracting numbers in signed 2^{1s} complement representation



POORNIMA


COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES

PAGE NO.


Multiplication Algorithms:-

1) Multiplication Algorithm Implementation for signed magnitude data:-




Hardware for multiply operation

- if signed bit is -ve then B_s register contains 1 otherwise 0.
- multiplicand in Q register and multiplier in B-register.
- B_s is signed bit of B-register and A_s is contain signed bit of Q-register.
- Initially A is zero , it is also called source and destination register.
- After performing operation the result is stored in A register,
- the shift operation performs like.



and so on. so all bits
of A Register shifted to Q register
but one by one

- first 0 shifted to E and E bit shifted to A register and LSB bit of A shifted to Q register.
and so on.



Flowchart for multiply operation



POORNIMA

COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES

PAGE NO.

- Signed if $\begin{cases} ++ = +1 \\ -- = +1 \\ +- = -1 \\ -+ = -1 \end{cases}$
- $\begin{cases} + = 0 \\ - = 0 \end{cases}$

Multiplication Algorithm with signed Magnitude Data:-

Booth algorithm gives a Procedure

$$23 = (10111) \text{ Multiplicand}$$

$$\times 19 = (10011) \text{ Multiplier}$$

$$437 = (110110101)$$

$$\text{Multiplicand } B = 10111$$

$Q_n=1$, add B

Shr EAQ

$Q_n=1$, add B

Shr EAQ

$Q_n=0$, Shr EAQ


$Q_n=0$, Shr EAQ

$Q_n=1$, Add B


Shr EAQ

E	A	Q (multiplexor)	SC
0	00000	10011	5
0	<u>10111</u>	<u>10010</u> → discard	4
0	<u>10111</u>	<u>11001</u> → discard	3
0	<u>00010</u>	<u>01100</u>	2
0	<u>10001</u>	<u>10110</u>	1
0	<u>01000</u>	<u>01011</u>	0
0	<u>10111</u>	10101	0
0	01101	10101	0


Booth multiplication Algorithm using signed 2's complement.



Hardware



Booth Algorithm for multiplication of signed 2's complement.



POORNIMA

COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES

Booth's Multiplication Algorithm:-

multiplication with 2's complement data


$$\text{Ex: } \begin{array}{r} -9 \\ -13 \\ \hline 117 \end{array} \quad \begin{array}{r} 10111 \\ 10011 \\ \hline (0001110101) \end{array}$$

Register size \rightarrow 5 bits

An	Qn+1	$\overline{BR} = 10111$ $\overline{BR} + 1 = 01001$	AC	QR	Qn+1	SC
-	-	Initial	00000	10011	0	5
1	0	Subtract BR	<u>01001</u>	10011	0	-
-	-	ashr (AC + BR)	<u>01001</u> 00100	10011 01100	1	4
-	1	ashr (00010	01100	1	3
-	-	-	10111	-	-	-
0	1	-	11001	01100	1	-
-	-	ashr	11100	10110	0	2
-	0	ashr	11110	01011	0	1
-	-	-	-	-	-	-
-	1	Sub BR ($\overline{BR} + 1$)	01001	01011	1	0
-	-	-	00111	-	-	-
-	-	ashr	00011	10101	1	-

$$\begin{array}{r}
 g \rightarrow 01001 \\
 -g \rightarrow 10110 \\
 + \cancel{\text{Qn+1}} \\
 \hline
 \text{2's comp. } 10111
 \end{array}
 \qquad
 \begin{array}{r}
 13 \rightarrow 01101 \\
 -13 \rightarrow 10010 \\
 + 1 \\
 \hline
 \text{2's comp. } 10011
 \end{array}$$

$$\begin{array}{r}
 00 \quad \} \text{Arithmetic shift right operation} \\
 11 \quad \} \text{AC} + \text{QR} \\
 01 \quad \} \text{ADD AC} + \text{BR} \\
 10 \quad \} \text{SUB AC} + \overline{\text{BR}} + 1
 \end{array}$$




POORNIMA

COLLEGE OF ENGINEERING


DETAILED LECTURE NOTES

Division Algorithm for Signed Magnitude Data:-



Divisor $B = 10001$, $\bar{B}+1 = 01111$

	E	A	Q	SC
Shl EAQ	0	01110 11100	00000 00000	5
ADD $\bar{B}+1$		01111		
$E=1, \text{Shl } Q_n=1$	- - - - -	01011 01011	00000 00001	- - - - -
Shl EAQ	0	10110	00010	
ADD $\bar{B}+1$		01111		
$E=1, \text{sub } Q_n=1$	- - - - -	00101 00101	00011 - - - - -	3
Shl EAQ	0	01010	00110	
ADD $\bar{B}+1$		01111		
$E=0, \text{ADD } B$	0	11001 01010		
	1	01010		2
Shl EAQ		10100	01100	
$E=1 \text{ Sub } Q_n=1$	- - - - -	01111 00011 00011	01101 - - - - -	1
Shl EAQ	0	00110	11010	
ADD $\bar{B}+1$		01111		
$E=0 \text{ ADD } B$	0	10101		
	1	10001 00110	Quotient. Reminder	0



POORNIMA

COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES

Floating Point Arithmetic Operations:- (Addition and Subtraction)


If AC ≠ 0, BR ≠ 0 then perform steps

1. Check for zeros

2. Alignment of mantissas

3. Add or subtract mantissas

4. Normalized the result.



* if msb is not zero then it is normalized form.

0.23456
Non-zero msb

* if msb is zero then it is not normalized form

0.0123
zero msb (not normalized form)
For Addition

$$0.23456 \times 10^{-5} \Rightarrow$$

For eg:-
 $AC = 0.538123 \times 10^3$

$$BR = 0.123000 \times 10^{-1}$$

$$\begin{array}{r} AC = 0 \\ BR = 0 \\ \hline AC = 0 \\ AC \leftarrow BR \end{array}$$

$$\begin{array}{r} AC = 0 \\ BR = 10 \\ \hline - 10 \end{array}$$

• for add or sub exponents must be equal either both 10^3 or both 10^{-1} .

• In first approach we make 10^3 to 10^{-1} .

$$\begin{array}{r} AC = 0.230000 \times 10^{-1} \\ BR = 0.123000 \times 10^{-1} \\ \hline 0.353000 \times 10^{-1} \end{array}$$

• In second approach we make 10^{-1} to 10^3

$$\begin{array}{r} AC = 0.538123 \times 10^3 \\ BR = 0.000012 \times 10^3 \\ \hline \end{array}$$

For eg:-
$$\begin{array}{r} 0.532 \times 10^3 \\ 0.712 \times 10^3 \\ \hline 1.244 \times 10^3 \end{array}$$
 if both the sign and powers are same then we perform operation.
Algorithm
Overflow

- After adding both registers if overflow comes shift right operations perform.
 0.124×10^4 (After Performing shift right operation answer changed).
- Register Cannot flow overflow.

Subtraction Operation:-

For eg:-

$$\begin{array}{r} AC = 0.532 \times 10^3 \\ BR = 0.521 \times 10^3 \\ \hline 0.011 \times 10^3 \end{array}$$

Underflow


we perform shift left operation 0.110×10^2

- After Performing the subtraction operation, if we get the most significant bit is zero 0.011×10^3 thus we can say that it is comes in underflow condition.
msb

so for that underflow we perform shift left operation. 0.110×10^2

Last


- Normalized the result. (Addition overflow
Subtraction underflow) to get Normalized result.



POORNIMA COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES

Decimal Arithmetic Unit:-



Block diagram of BCD Adder

A decimal Arithmetic unit is a digital function that performs decimal microoperations. it mainly perform two operations. Addition and Subtraction.


The addition operation is performed with BCD Adder whereas subtraction is performed with BCD subtractor. Here, BCD stands for binary-coded decimal.

BCD Code . In this code each decimal digit (0-9) is represented by a 4-digit binary number. For eg. 374 is a decimal number whereas 3, 7 and 4 are the decimal digits. Hence forth, by using BCD we can represent decimal digits by a 4-bit binary number.

- Positional weights are 8-4-2-1. And sometimes BCD is known as 8-4-2-1 code.

Derivation of BCD Adder:-

k	Binary Sum				BCD sum					Decimal	
	Z_0	Z_4	Z_2	Z_1	C	S_0	S_4	S_2	S_1		
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1	
0	0	0	1	0	0	0	0	1	0	2	
0	0	0	1	1	0	0	0	1	1	3	
0	0	1	0	0	0	0	1	0	0	4	
0	0	1	0	1	0	0	0	1	0	5	
0	0	1	1	0	0	0	1	1	0	6	
0	0	1	1	1	0	0	0	1	1	7	
0	1	0	0	0	1	0	0	0	0	8	
0	1	0	0	1	0	1	0	0	1	9	
0	1	0	1	0	1	0	0	0	0	10	
0	1	0	1	1	1	0	0	0	1	11	
0	1	1	0	0	1	0	0	1	0	12	
0	1	1	0	1	1	0	0	1	1	13	
0	1	1	1	0	1	0	1	0	0	14	
0	1	1	1	1	1	0	1	0	0	15	
1	0	0	0	0	1	0	1	0	0	16	
1	0	0	0	1	1	0	1	1	1	17	
1	0	0	1	0	1	1	0	0	0	18	
1	0	0	1	1	1	1	0	0	1	19	




POORNIMA COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES


Input - Output Interface:- Input-output interface provides a method for transferring information between internal storage and external I/O devices. The purpose of the communication link is to resolve the differences that exists between the central computer and each peripheral. The major differences are:-

1. Peripherals are electro mechanical and electromagnetic devices and their manner of operation is different from the operation of CPU and memory which are electronic devices.
2. The data transfer rate of peripherals is usually slower than the transfer rate of CPU.
3. Data Codes and formats in peripherals differ from the word format in the CPU and memory.
4. The operating modes of peripherals are different from each other and each must be controlled so as not to disturb the operation of other peripherals connected to the CPU.

I/O Bus and Interface module:-




Connection of I/O Bus to I/O devices



CS	RS1	RS0	Register Selected
0	x	x	None - data bus in high impedance
1	0	0	Port A register
1	0	1	Port B register
1	1	0	Control register
1	1	1	Status register

Example of I/O interface unit



POORNIMA COLLEGE OF ENGINEERING DETAILED LECTURE NOTES

Asynchronous Data Transfer :- If the registers in the I/O interface share a common clock with CPU registers, then transfer between the two units is said to be synchronous.

In most cases the internal timing of each units are said to be independent to each other, so each unit has its private clock for its internal registers. In this case the two units are said to be asynchronous to each other, and if data transfer occurs b/w them, this data transfer is called Asynchronous data transfer.

The two methods can achieve this asynchronous way of data transfer.

• Strobe Control :- A strobe pulse is supplied by one unit to indicate to the other unit when the transfer has to occur.


• Handshaking :- This method is commonly used to accompany each data item being transferred with a control signal that indicates data in the bus. The unit receiving the data item responds with another signal to acknowledge receipt of the data.

The strobe pulse and handshaking method of asynchronous data transfer is not restricted to I/O transfer.


Asynchronous data transfer Methods :- The asynchronous data transfer between two independent units requires that control signals be transmitted b/w the communicating units to indicate when they send the data. Thus, the two methods can achieve the asynchronous way of data transfer.

1) Strobe control method:- The strobe control method of asynchronous data transfer employs a single control line to time each transfer. This control line is also known as a strobe, and it may be achieved either by source or destination, depending on which initiates the transfer.

(a) source initiated strobe:- In the below block diagram, you can see that strobe is initiated by source, and as shown in timing diagram, the source unit first places the data on the data bus.




(a) Block Diagram




(b) Timing Diagram.

(b) Destination Initiated Strobe:- In the below block diagram, you see that the strobe initiated by destination, and in the timing diagram, the destination unit first activates the strobe pulse, informing the source to provide the data.



(a) Block Diagram



(b) Timing Diagram

The source unit responds by placing the requested binary information on the data bus. The data must be valid and remain on the bus long enough for the destination unit to accept it.

The falling of the strobe pulse can be initiated once again to trigger a destination unit to accept it/register.



POORNIMA COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES


The destination unit then disables the strobe. Finally, the source removes the data from the data bus after a determined time interval.

In this case, the strobe may be a memory read control from the CPU to a memory unit. The CPU initiates the read operation to inform the memory, which is a source unit, to place the selected word into the data bus.


Q1 Handshaking Method:- The strobe method has the disadvantage that the source unit that initiates the transfer has no way of knowing whether the destination has received the data that was placed in the bus. Similarly a destination unit that initiates the transfer has no way of knowing whether the source unit has placed data on the bus.

So this problem is solved by handshaking method. The handshaking method introduces a second control signal line that replays the unit that initiated the transfer.


• source initiated handshaking:- In the below block diagram, you can see that two handshaking lines are "data valid", which is generated by the source unit, and "data accepted", generated by the destination unit.



(a) Block Diagram




(b) Timing Diagram




(c) Sequence Diagram.

Source initiates a transfer by placing data on the bus and enabling its data valid signal. The destination unit then activates the data accepted signal after it accepts the data from the bus.


- Destination Initiated Handshaking:- In the below block diagram, you see that the two handshaking lines are "data valid", generated by the source unit, and "ready for data" generated by the destination unit.
Note that the name of signal data accepted generated by the destination unit has been changed to ready for data to reflect its new meaning.




(a) Block Diagram



(b) Timing Diagram



(c) Sequence Diagram (sequence of Events)



Poornima COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES

The destination transfer is initiated, so the sequence unit not place data bus until it receives a ready data signal from the destination unit. After that, the handshaking process is the same as that of the source initiated.

The sequence of events is shown in its sequence diagram, and the timing relationship b/w signals is shown in its timing diagram. Therefore, the sequence of events in both cases would be identical.

Mode of Transfer:- The binary information that is received from an external device is usually stored in the memory unit. The information that is transferred from the CPU to the external device is originated from the memory unit. CPU merely processes the information but the source and target is always the memory unit. Data transfer between CPU and the I/O devices may be done in different modes.

Data transfer to and from the peripherals may be done in any of the three possible ways.

1. Programmed I/O.

2. Interrupt Initiated I/O.

3. Direct Memory Access.

1. Programmed I/O:- It is due to the result of the I/O instructions that are written in the computer program. Each data item transfer is initiated by an instruction in the program. Usually the transfer is from a CPU register and memory. In this case it requires constant monitoring by the CPU of the peripherals devices.


For eg:- it is assumed that the device is sending a sequence of bytes that must be stored in memory. The transfer of each byte requires three instructions.

1. Read the status Register.

2. Check the status of the flag bit and branch to step 1 if not set or to step 3 if set.

3. Read the data register.

Each byte is read into a CPU register and then transferred to memory with a store instruction. A common I/O programming task is to transfer a block of words from an I/O device and store them in a memory buffer.




Data transfer from I/O device to CPU

2. Interrupt Initiated I/O:- An alternative to the CPU constantly monitoring the flag is to let the interface inform the computer when it is ready to transfer data. This mode of transfer uses the interrupt facility. While the CPU is running a program, it does not check the flag. However, when the flag is set, the computer is momentarily interrupted from proceedings with the current program and is informed of the fact that the flag has been set. The CPU deviates from what it is doing to take care of the input or output transfer. After the transfer is completed, the computer returns to the previous program to continue what it was doing before the interrupt.

Both the methods programmed I/O and interrupt-driven I/O suffer from two inherent drawbacks.

- The I/O transfer rate is limited by the speed with which the processor can test and service a device.
- The processor is tied up in managing an I/O transfer; a number of instructions must be executed for each I/O transfer.




POORVIMA


COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES

3. Direct memory Access (DMA): The transfer of data b/w a fast storage device such as magnetic disk and memory is often limited by the speed of the CPU. Removing the CPU from the path and letting the peripheral device manage the memory buses directly, would improve the speed of transfer. This transfer technique is called DMA..




CPU bus signals for DMA transfer




Block Diagram of DMA Controller

Input-Output Processor (IOP) :-


An input-output processor (IOP) may be classified as a processor with direct memory access capability that communicates with I/O devices. In this configuration, the computer system can be divided into a memory unit, and a number of processor comprised of the CPU and one or more IOPs.



Block diagram of a computer with I/O Processor



CPU - IOP Communication



Poornima COLLEGE OF ENGINEERING

DETAILED LECTURE NOTES


Serial Communication:-

Serial communication is the process of sequentially transferring the information/bits on the same channel. Due to this, the cost of wire will be reduced, but it slows the transmission speed. Generally, communication can be described as the process of interchanging information between individuals in the form of audio/video, verbal words and written documents. The serial protocol is run on every device that can be our mobile, personal computers and many more with the help of some protocols.

The serial communication can either be asynchronous or synchronous.

↳ Synchronous communication:-

In synchronous communication, the frames or data will be constructed with the help of combining the group of bits. That frame will be continuously sent in time with a master clock. It uses a synchronized clock frequency to operate the data of sender or receiver. In synchronous comms, there is no need to use the gaps, start bits and stop bits. The time taken by the sender and receiver is synced that's why the frequency of timing error will be less, and the data will move faster.




Synchronous Transmission


2.1 Asynchronous Communication:-

In asynchronous communication, the groups of bits will be treated as an independent unit and these data bits will be sent at any point in time. In order to make synchronization between sender and receiver, the stop bits and start bits are used between the data bytes. These bits are useful to ensure that the data is correctly sent. The time taken by data bits of sender and receiver is not constant, and the time b/w transmissions will be provided by the gaps.


In asynchronous communication, we don't require synchronization b/w the sender and the receiver devices, which is the main advantage of asynchronous communication.




Transmission Modes in Serial Communication:-




Network



Half Duplex



Simplex



Full Duplex