

COLLEGE OF SCIENCE AND TECHNOLOGY

The Vending Machine

Report from laboratory experiments conducted throughout Spring 2019 as part of CE 340 Digital System Design

Shankar Sharma W975362

05/01/2019

Abstract:

This report is about small vending machine to dispatch the beverages which will be dispatched only if the user will insert 25c in any possible combination because each beverage in the machine costs the multiple of \$0.25. The vending machine only takes input as quarters (25c) and dollars (\$1) and it will only return quarters. Each input is a one-clock cycle wide pulse that is synchronous with the clock signal. Inputs will occur "one at a time". You will not ever have two or more inputs asserted on the same clock cycle. To dispense change, assert each output for one clock cycle. The supply of coins for change and beverages is unlimited. The vend signal should only be asserted for one clock cycle when the user has inserted at least \$0.25. This project is done by using VHDL and have been implemented by using FPGA board where switches are used as input money in binary format and LEDs and seven segments are used to show remaining amount/change and dispatched result.

Table of Contents

Abs	tract:	
	le of Contents	
	Introduction and Background	
	Design	
	Methodology	
	States Navigation	
	Discussion of Results	
	Conclusions	

1. Introduction and Background

Vending machine is an automatic machine which provides soft drink, snacks etc. to a user when there is inserted money into the machine. There are also available modern vending machines which are dealing with more products and have the flexibility to use a credit card as input instead of coins. In our project, we have implemented a vending machine for a soft drink. Where inputs are coins of 25c, 10c or 5c and outputs are a soft drink and remaining amount/change. Before going to furthermore we should know that what finite state machine is?

A. Finite State Machine

Finite state machine (FSM) is actually a mathematical model of computation, this machine can be in one of the states from the total possible states. The present state can be changed according to input from the outside. An FSM can be defined by its states list, initial state and the condition for each state transition. There are two types of FSM

- 1. Mealy Machine
- 2. Moore Machine

These both machines have its own pros and cons, which are following:

1. Mealy Machine

In the mealy machine, the output of machine depends upon both the input and present state. The output of the designed machine will be dependent upon the change in input and present state, which definitely decrease the number of states in design. The block diagram of the mealy machine shown below in figure: 1.




Figure 1: Mealy state machine

2. Moore Machine

In Moore machine, the output of machine depends upon only on the present state. The output of the designed machine will be dependent only upon the change in present state. The output of Moore machine is independent of the change in input, which definitely increases the number of states in design. The block diagram of Moore machine shown below





Figure 2: Moore state machine

2. Design

This vending machine takes quarters and dollars as the inputs, where a customer can select from 3 different items. The machine will have three different set of displays, for balance, for change and for messages. At the beginning of the process, the change and message displays will be off, and the balance display will display the balance that is zero at the beginning. When the customer starts inserting quarters or dollars into the machine, the balance display is updated to the most updated balance. When the customer inserts the necessary amount of money into the machine, if he tries to vend something, for example a product A, if he has inserted enough amount to vend A, led A will come up if not the message display will display "E" on the message display. Or if there is no more of the product A in the machine, the message display will display "o" in the display. Or if, the product is dispensed, the necessary change is calculated and then displayed in the change display in terms of quarter. As said previously, this machine will accept quarters and dollars but will only dispense quarters. The machine will use the following state diagram.



3. Methodology

Implementation of the vending machine was a great challenge for us because there were many things which were needed to be integrated; although we have covered all these things in our lectures but there were still such things which were still unsettling us. To implement this machine, we have used state register and Non-clock process.

A. Synchronous Process for State Machine

This state machine is implemented through the process in VHDL and it triggers only whenever the rising edge of the clock occurs and that's why this process is called as synchronous process and it resets the whole vending machine when reset input will be high. At each rising edge of the clock present state of the machine will be changed to next state.

B. Asynchronous Process for Next State Logic

The state diagram mentioned in the figure has to be implemented in this process, in the first state the vending output will be idle and in the same way, messages output is also zero. Now when the state is idle, if the input dollar will be 1, it will change the state to Din. If the input quarter will be 1, it will change the state to Din. More can be seen in the following code:

```
if (qtr = '1') then current\_s <= qin; end if;
if (dollar = '1') then current\_s <= din; end if;
if (cancel = '1') then current\_s <= refund; end if;
if (rstn = '0') then current\_s <= rst; end if;
if (A = '1') then current\_s <= reqA; end if;
if (B = '1') then current\_s <= reqB; end if;
if (C = '1') then current\_s <= reqC; end if;
```

C. Switches, LEDs, and Seven-Segment Display

In order to maximize the usefulness of the circuit, is important to make its design user friendly. A series of two switches are used to input the desired amount of coins from the user. Switches 0-1 are used to take an input from the user i.e. the 25c and \$1. The switches values are only loaded into the input coin when the rising edge of the clock occurs. The reset button is wired to all process and the non-clock process whenever its value is high it resets everything. Finally, LEDs are illuminated when the vending output will be high or whenever the change will be returned to the user, meanwhile the same will appear on the seven-segment also. LEDs 1, 2 and 3 are used to dispense the products A, B and C respectively. The code I used is given below.

```
library IEEE;
                                       component decoder is
                                                                                     an <= "11111011";
                                       port (bin_in : in
                                                                                     hex <= hex00000;
IEEE.STD_LOGIC_1164.ALL;
                                       std_logic_vector (15 downto 0);
                                                                                     sseg(7) <= '0';
use IEEE.NUMERIC_STD.ALL;
                                             bcd_hun: out
                                                                                  when "011" =>
entity display is
                                       std_logic_vector (3 downto 0);
  Port (clk, reset: in
                                             bcd_ten: out
                                                                                     an <= "111101111";
STD_LOGIC;
                                       std_logic_vector (3 downto 0);
                                                                                     hex <= hex2;
      hex0: in
                                             bcd_one: out
                                                                                     sseg(7) <= '1';
                                                                                   when "100" =>
STD LOGIC VECTOR (3
                                       std_logic_vector (3 downto 0) );
downto 0);--balance
                                       end component;
                                                                                     an <= "111011111";
                                       begin
                                                                                     hex \le hex2;
      hex1: in
STD_LOGIC_VECTOR (3
                                       hexb <= std_logic_vector(5 *
                                                                                     sseg(7) <= '1';
downto 0);--change
                                       (unsigned(hex0)));
                                                                                   when "101" =>
      hex2: in
                                       hexa \le std\_logic\_vector (5 *
                                                                                     an <= "11111111";
STD_LOGIC_VECTOR (3
                                       (unsigned(hexb)));
                                                                                     hex <= "1111";
downto 0); -- error
                                       balance_one : decoder
                                                                                     sseg(7) <= '1';
                                                                                 when "110" =>
      an: out
                                       port map(bin_in =>
STD_LOGIC_VECTOR (7
                                       std_logic_vector(hexa), bcd_hun
                                                                                    an <= "111111111";
downto 0);
                                       => hex0000, bcd_ten =>
                                                                                    hex <= "11111";
                                       hex000, bcd\_one => hex00);
                                                                                    sseg(7) <= '1';
      sseg: out
STD LOGIC VECTOR (7
                                                                                  when "111" =>
downto 0));
                                       process(clk, reset)
                                                                                    an <= "011111111";
end display;
                                       begin
                                                                                    hex \le hex1;
                                         if reset = '0' then
                                                                                    sseg(7) <= '1';
architecture Behavioral of
                                            q_reg \ll (others = > '0');
                                                                                  end case;
display is
                                         elsif( clk'event and clk = '1')
                                                                                end process;
constant N : integer := 19;
                                         q\_reg <= q\_next;
signal q_reg, q_next:
                                                                                with hex select
unsigned(N-1 downto 0);
                                                                                 sseg(6 \ downto \ 0) <=
                                         end if;
                                                                                   "1000000" when "0000",
signal sel
                                       end process;
std_logic_vector( 2 downto 0);
                                                                                   "1111001" when "0001",
                                       q\_next \le q\_reg + 1;
                                                                                   "0100100" when "0010",
signal hex : std_logic_vector( 3
                                                                                   "0110000" when "0011"
downto 0);
                                       sel <=
                                                                                   "0011001" when "0100"
                                       std_logic_vector(q_reg(N-1
                                                                                   "0010010" when "0101",
signal hexa:
                                       downto N-3));
std logic vector(15 downto 0);
                                       process( sel, hex1, hex2, hex000,
                                                                                   "0000010" when "0110",
signal hexb : std_logic_vector(7
                                       hex00, hex00)
                                                                                   "1111000" when "0111",
                                                                                   "0000000" when "1000",
downto 0);
                                       begin
                                                                                   "0010000" when "1001"
signal hex0000:
                                         case sel is
STD_LOGIC_VECTOR (3
                                            when "000" =>
                                                                                   "0001000" when "1010",
downto 0);--balance
                                              an <= "111111110";
                                                                                   "0000011" when "1011",
signal hex000:
                                              hex \le hex00;
                                                                                   "1000110" when "1100",
STD_LOGIC_VECTOR (3
                                              sseg(7) <= '1';
                                                                                   "0100001" when "1101",
                                            when "001" =>
                                                                                   "0000110" when "1110".
downto 0);--change
                                                                                   "1111111" when "1111":
                                              an <= "11111101";
signal hex00:
STD_LOGIC_VECTOR (3
                                              hex <= hex000;
downto 0); -- error
                                              sseg(7) <= '1';
                                                                              end Behavioral;
                                           when "010" =>
```

D. Debouncing Circuit

An important (but often overlooked) concern in digital design is switch bounce. The basic mechanisms involved are related to the mechanical design of the switch and the large electric



fields that develops when the contacts are very close but not touching. The result of this situation is arcing between the contacts until they finally settle down and make permanent contact. In many design situations, this arcing (or bouncing as it is more often referred to) is of no concern to the system operation. In other situations, however, this switch bouncing can cause seriously undesirable results. Therefore, it is important that all the switches are connected to the debouncing circuit to make sure that when we make one input, the circuit takes only one input.

```
library IEEE;
                                                                                              db <= '1';
                                                state_reg <= state_next;</pre>
IEEE.STD LOGIC 1164.ALL;
                                                                                              if sw = '0' then
                                             end if;
use IEEE.NUMERIC_STD.ALL;
                                           end process;
                                                                                                state_next <=
                                                                                      wait0 1;
entity debounce is
                                           process(state_reg, sw, m_tick)
  Port ( clk : in STD LOGIC;
                                           begin
                                                                                              end if;
       reset: in STD_LOGIC;
                                                                                           when wait0_1 =>
                                             state_next <= state_reg;</pre>
                                             db <= '0';
                                                                                              db <= '1';
       sw : in STD_LOGIC;
       db : out STD_LOGIC);
                                             case state_reg is
                                                                                              if sw = '1' then
end debounce;
                                                when zero =>
                                                                                                state_next <= one;</pre>
architecture Behavioral of
                                                  if sw = '1' then
debounce is
                                                                                                if m tick = '1' then
                                                     state next <=
constant N: integer := 20;
                                           wait1_1;
                                                                                                   state_next <=
                                                                                      wait0 2;
type db_state_type is
                                                  end if:
(zero, wait1\_1, wait1\_2,
                                                when wait 1 = >
                                                                                                end if;
                                                  if sw = '0' then
wait1_3, one, wait0_1, wait0_2,
                                                                                              end if;
wait0_3;
                                                     state\_next \le zero;
                                                                                           when wait0_2 =>
                                                                                             db <= '1':
signal q_reg, q_next: unsigned
                                                  else if m_{tick} = '1' then
                                                                                              if sw = '1' then
(N-1 downto 0);
                                                     state\_next <=
                                           wait1_2;
signal m_tick
                 : std_logic;
                                                                                                state_next <= one;
                                                                                             else
signal state_reg :
                                                  end if;
db_state_type;
                                                end if;
                                                                                                if m\_tick = '1' then
signal state_next :
                                                when wait1_2 =>
                                                                                                   state_next <=
db_state_type;
                                                  if sw = '0' then
                                                                                      wait0 3;
begin
                                                     state\_next \le zero;
                                                                                                end if:
process(clk,reset)
                                                                                              end if;
                                                                                           when wait 0 = 3
begin
                                                     if m tick = '1' then
  if(clk'event \ and \ clk = '1') \ then
                                                       state_next <=
                                                                                              db <= '1';
     q\_reg \le q\_next;
                                           wait1 3;
                                                                                              if sw = '1' then
  end if;
                                                     end if;
                                                                                                state_next <= one;</pre>
end process;
                                                  end if;
q_next \le q_reg + 1;
                                                when wait 1 = 3
                                                                                                if m\_tick = '1' then
m\_tick \le '1' when q\_reg = 0
                                                  if sw = '0' then
                                                                                                   state_next <= zero;</pre>
else '0';
                                                     state\_next \le zero;
                                                                                                end if;
process(clk, reset)
                                                  else
                                                                                              end if:
begin
                                                     if m tick = '1' then
                                                                                           end case;
  if(reset = '0') then
                                                        state\ next <= one;
                                                                                         end process;
     state_reg <= zero;</pre>
                                                     end if:
                                                                                      end Behavioral;
  elsif(clk'event\ and\ clk = '1')
                                                   end if;
then
                                                when one =>
```

E. Decoder Circuit

The inputs are taken as std logic and then transformed to unsigned type. The signals like balance, change and messages are all in unsigned form. To take those unsigned data and push them to the seven-segment display, we had to decode the signals into decimals and take the ones, tens, hundreds place of the signals as separate signals. This was done to push those single signals independently to the seven-segment display.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric std.all;
entity decoder is
port ( bin_in : in std_logic_vector (15 downto
0);
      bcd hun: out std logic vector (3 downto
0);
      bcd_ten : out std_logic_vector (3 downto
0);
      bcd_one : out std_logic_vector (3 downto
0));
end decoder;
architecture Behavioral of decoder is
signal bin_100: unsigned(15 downto 0);
signal bin 10: unsigned(15 downto 0);
```

signal bin 1: unsigned(15 downto 0);

signal bcd_1: unsigned(15 downto 0);

signal bcd_2: unsigned(15 downto 0);

signal bcd_3: unsigned(31 downto 0);

```
begin
bcd_hun <= std_logic_vector(bcd_1(3 downto
bcd_ten <= std_logic_vector(bcd_2(3 downto</pre>
0));
bcd_one <= std_logic_vector(bcd_3(3 downto
0));
bin_100 <= unsigned(bin_in);</pre>
process(bin_100, bin_10, bin_1)
begin
  bin_10 <= bin_100 mod 100;
  bcd_1 \le unsigned((bin_100 - bin_10) /
100);
  bin_1 <= bin_1 0 \mod 10;
  bcd 2 \le unsigned((bin 10 - bin 1)/10);
  bcd_3 \le unsigned(bin_10 - (bcd_2 * 10));
     end process;
end Behavioral;
```

4. **States Navigation**

To successfully and efficiently sun my design, I used nine states. That are explained below,

a. Reset:

```
Whenever the reset button(active high) was pushed, it would take the design to the state
Rst.
```

```
process(CLK,RSTn)
     begin
      if(RSTn = '0')
                         then current\_s \le rst;
      elsif(rising_edge(Clk)) then
        case current s is
         when rst =>
                              <= '0'; Item B <= '0'; Item C <= '0';
                  change_out <= "0000";
                   current_s <= idle;
                   QA \le "0110";
                   QB <= "0110";
                   QC \le "0110";
                   print <= "1111";
                   balance <= "0000";
b. Idle:
   when idle =>
                              <= '0'; Item B <= '0'; Item C <= '0';
                   Item A
                   change_out
                                 <= "11111";
                   balance <= balance;
                   QA \leq QA;
                   QB \leq QB;
                   QC \leq QC;
                   print <= "1111";-- Welcome
                   if (qtr = '1') then current_s <= qin; end if;
                   if (dollar = '1') then current_s <= din; end if;
                   if(cancel = '1') then current_s <= refund; end if;
                   if (rstn = '0') then current_s <= rst; end if;
                   if (A = '1') then current_s <= regA; end if;
                   if (B = '1') then current_s <= reqB;end if;
                   if (C = '1') then current_s <= regC; end if;
```

c. Quarter_in (qin):

```
when qin =>
                    <= '0'; Item B <= '0'; Item C <= '0';
         Item A
         change_out
                       <= "11111";
         QA \leq QA;
         QB \leq QB;
         QC \leq QC;
```

```
print <= "1111";
                              if(qtr = '0') then balance <= balance + 1;
                              current_s <= idle;
                              end if;
d. Dollar_in(Din):
         when din =>
                              <= '0'; Item_B <= '0'; Item_C <= '0';
                   Item_A
                                 <= "11111";
                   change_out
                   QA \leq QA;
                   QB \leq QB;
                   QC \leq QC;
                   print <= "1111";
                   balance <= balance;
                   if (dollar = '0') then balance \neq balance +4;
                   current_s <= idle;
                   end if;
e. Product A requested(reqA):
                  when regA =>
                        if (A = '1' \text{ and } QA >= 1 \text{ and balance} >= 5) \text{ then}
                                   <= '1'; Item_B <= '0'; Item_C <= '0';
                        Item A
                       change_out <= balance - 5;</pre>
                        current\_s \le reqA;
                        elsif(A = '0' \ and \ QA >= 1 \ and \ balance >= 5) \ then
                                   <= '0'; Item_B <= '0'; Item_C <= '0';
                                      <= "11111":
                        change_out
                       change\_out <= balance - 5;
                        current_s <= idle;
                        QA \leq QA -1;
                        OB \le OB:
                        balance <= "0000";
                        QC \leq QC;
                        print <= change;
                        else
                                   <= '0'; Item_B <= '0'; Item_C <= '0';
                        change out <= "1111"; -- 9$
                        balance <= balance;
                        current s <= error;
                        QA \leq QA;
                        QB \leq QB;
                        QC \leq QC;
                        print <= "1110";
                        end if;
```

```
Product B requested (reqB):
                  when reqB =>
                       if (B = '1' \text{ and } QB >= 1 \text{ and balance} >= 6) \text{ then}
                                   <= '0'; Item_B <= '1'; Item_C <= '0';
                       change_out <= balance - 6;
                       current\_s <= reqB;
                       elsif (B = '0' and QB >= 1 and balance >= 6) then
                                   <= '0'; Item_B <= '0'; Item_C <= '0';
                       change_out <= "1111"; -- 9$
                       current_s <= idle;
                       QA \leq QA;
                       QB \leq QB-1;
                       balance <= "0000";
                       QC \leq QC;
                       print <= change;
                       else
                                   <= '0'; Item_B <= '0'; Item_C <= '0';
                       Item A
                       change_out <= "1111"; -- 9$
                       balance <= balance;
                       current_s <= error;
                       QA \leq QA;
                       QB \leq QB;
                       QC \leq QC;
                       print <= "1110";
                       end if;
g. Product C requested (reqC):
                  when regC =>
                       if (C = '1' \text{ and } QC >= 1 \text{ and balance} >= 7) \text{ then}
                                   <= '0'; Item_B <= '0'; Item_C <= '1';
                       balance <= balance;
                       change\_out <= balance - 7;
                       current\_s <= reqC;
                       elsif(C = '0' \ and \ OB >= 1 \ and \ balance >= 7) \ then
                                   <= '0'; Item_B <= '0'; Item_C <= '0';
                       Item A
                        -- 9$
                       current_s <= idle;
                       OA \leq OA;
                       OB \leq OB;
                       balance <= "0000";
                       QC \leq QC-1;
                       print <= change;
                       else
                                   <= '0'; Item B <= '0'; Item C <= '0';
                       Item A
                       change_out
                                      <= "11111"; -- 9$
```

```
balance <= balance;
                        current_s <= error;
                        QA \leq QA;
                        QB \leq QB;
                        QC \leq QC;
                        print <= "1110";
                        end if;
h. Refund
   when refund =>
                   if (cancel= '1') then
                               <= '0'; Item_B <= '0'; Item_C <= '0';
                   Item_A
                        change_out <= balance; -- 9$
                        current_s <= refund;
                        QA \leq QA;
                        OB \le OB;
                        QC \leq QC;
                        print <= std_logic_vector(balance);</pre>
                   else
                                  <= '0'; Item_B <= '0'; Item_C <= '0';
                      Item A
                        change_out <= "1111";
                        current\_s <= idle;
                        balance <= "0000";
                        QA \leq QA;
                        OB \leq OB;
                        QC \leq QC;
                        print <= std_logic_vector(balance);</pre>
                        end if;
i. Error:
   when error =>
                   if (B = '1' \text{ or } A = '1' \text{ or } C = '1') \text{ then }
                   print <= "1110";
                              <= '0'; Item_B <= '0'; Item_C <= '0';
                   balance <= balance;
                   change_out <= "1111";
                   else
                   current_s <= idle;
                   print <= "1111";
                   Item_A
                              <= '0'; Item_B <= '0'; Item_C <= '0';
                   balance <= balance;
                   change_out <= "1111";
                   end if;
```

5. Discussion of Results

I got hundreds of different kinds of errors throughout the debugging process of the program. However, with the help of different articles and different videos in YouTube, I was able to successfully run the program as advised by Dr. Dawoud.

6. Conclusions

With FSM state machine the task of creating a vending machine was achieved. This was no simple feat, as to include all the combinations within minimum states, proved quite the challenge. Improvements to the design that could be made include the coin sensor used in the input side which sense the right amount and the output will also be the drink and return of the amount will be the coins