

# Microprocessor and Computer Architecture Laboratory

UE19CS256

4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: R SHARMILA	SRN: PES2UG19CS309	Section E
------------------	-----------------------	--------------


Week# 10 Program Number: 1

**Given a C- Code convert it in its equivalent ARM Code.**

**These programs need to be executed on ARMSIM Simulator**

1)  $x = (a + b) - c;$


**ARM Assembly Language Code**



```
1  .text
2  MOV R0, #5
3  MOV R1, #6
4  MOV R2, #1
5  ADD R3, R0, R1
6  SUB R4, R3, R2
7  .end
```

[illegible]


# ARM Assembly Language Code



The screenshot shows a text editor window with the title bar "C:\Users\sharm\Desktop\4th sem\Microprocessor\Lab w...". The menu bar includes "File", "Edit", "Search", "View", "Encoding", "Language", "Settings", "Tools", "Macro", "Run", "Plugins", "Window", and "?". The toolbar contains various icons for file operations. Two tabs are open: "Week10\_Program2\_PES2UG19CS309.s" (active) and "Week10\_Program1\_PES2UG19CS309.s". The active tab displays the following assembly code:

```
1 .text
2 MOV R0,#4
3 MOV R1,R0,LSL #2
4 MOV R2,#3
5 AND R3,R2,#15
6 ORR R4,R3,R1
7 .end
```

**Screenshot showing the value of a, b, z in the register window.**



# Microprocessor and Computer Architecture Laboratory

UE19CS256

4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: R SHARMILA	SRN: PES2UG19CS309	Section E
------------------	-----------------------	--------------

Week# 10 Program Number: 2

1) Consider the following instructions. Execute these instructions using simulator of 5 stage pipeline of MIPS architecture.

ADD R0, R1, R2

SUB R3, R0, R4.

Observe the following and note down the results.

a) Check whether there is data dependency for the second instruction?

**Yes there is raw dependency**

The screenshot shows a MIPS simulator interface. At the top, there's a browser window displaying the URL `ecs.umass.edu/ece/koren/architecture/windix/main.html`. Below the browser, there's a control panel with a table for instructions and their execution cycles:

Instruction	Execution Cycles
FP_Add Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

Below this table, there are controls for selecting instructions (INT\_Subtract, R1, R1, R1) and buttons for "Insert Instruction", "Remove Instruction", "Reset Application", and "Help". There's also a checkbox for "Data Forwarding".

The main part of the simulator is a table showing the execution of two instructions over 10 CPU cycles:

Instruction	1	2	3	4	5	6	7	8	9	10
0 int_add (R1, R2, R3)										
1 int_sub (R4, R1, R5)										

Below the table, there's a "Step" button and an "Execute All Instructions" button.

At the bottom, there's a "Potential Hazards:" section with a text box containing the message: "RAW: Instructions 0 and 1. Register R1."

a) If yes, then, how many stall states have been introduced?

**2 stalls have been introduced**

The screenshot shows the Windlx architecture simulator interface. At the top, there is a table for instruction execution cycles:

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

Below this, there are controls for adding instructions (INT\_Subtract, R1, R1, R1) and buttons for Data Forwarding, Remove Instruction, Help, and Reset Application.

The main execution table shows the following state:

Instruction	CPU Cycles									
	1	2	3	4	5	6	7	8	9	10
0 int_add (R1, R2, R3)	IF	ID	+/- (I)	MEM	WB					
1 int_sub (R4, R1, R5)		IF	ID	S	S	+/- (I)	MEM	WB		

The Potential Hazards section shows: RAW: Instructions 0 and 1. Register R1.

b) If data forwarding is applied how many stall states have been reduced?

**No stalls when data forwarding is applied.**

The screenshot shows the Windlx architecture simulator interface with Data Forwarding enabled. The main execution table shows the following state:

Instruction	CPU Cycles									
	1	2	3	4	5	6	7	8	9	10
0 int_add (R1, R2, R3)	IF	ID	+/- (I)	MEM	WB					
1 int_sub (R4, R1, R5)		IF	ID	+/- (I)	MEM	WB				

The Potential Hazards section shows: No Hazards Found.

# Microprocessor and Computer Architecture Laboratory

UE19CS256

4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: R SHARMILA	SRN: PES2UG19CS309	Section E
------------------	-----------------------	--------------

Week# \_\_\_\_10\_\_\_\_

Program Number: \_\_\_\_3\_\_\_\_


Consider the following code segment in C.

A = B + E;

C = B + F;

a) Write the code using MIPS 5 STAGE pipeline architecture.

## ARM Assembly Language Code



```
1  .data
2  a: .word 0
3  b: .word 10
4  c: .word 0
5  e: .word 5
6  f: .word 2
7  .text
8  LDR R0,=b
9  LDR R1,=e
10 LDR R2,=f
11 LDR R5,[a]
12 LDR R6,[c]
13 ADD R3,R0,R1
14 ADD R4,R0,R2
15 STR R3,[R5]
16 STR R4,[R6]
17 .end
```

b) Find the hazards;

**No hazard**

Profile | CN-UE | Inbox | Parich | (1) Shi | An Exi | Stock | sharm | web.w | newff | Shikho | MATL | Train | Ml x | F | Financ | +

← → ↻ Not secure | ecs.umass.edu/ece/koren/architecture/windlx/main.html

Apps | Gmail | YouTube | New folder | MERN Stack Front T...

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

INT\_Add ▾ R1 ▾ R1 ▾ R1 ▾

☐ Data Forwarding

		CPU Cycles									
Instruction		1	2	3	4	5	6	7	8	9	10
0	int_add (R1, R2, R3)										
1	int_add (R4, R2, R5)										

Step |

Potential Hazards:

No Hazards Found.

Windows | Type here to search | 09:53 AM 11-04-2021

c) Reorder the instructions to avoid pipeline stalls.

**No reordering is required.**

# Microprocessor and Computer Architecture Laboratory

UE19CS256

4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: R SHARMILA	SRN: PES2UG19CS309	Section E
------------------	-----------------------	--------------

Week# \_\_\_\_10\_\_\_\_

Program Number: \_\_\_\_4\_\_\_\_

Using MIPS 5 stage pipeline architecture, execute the following instructions and avoid stall states if any.

LW    \$10, 20(\$1)

SUB    \$11, \$2, \$3

ADD    \$12, \$3, \$4

LW    \$13, 24(\$1)

ADD    \$14, \$5, \$6

**a) Related Screenshot with stalls**

**No stalls**



## b) Related Screenshot without stalls

Profile | CN-UE | Inbox | Parich | (1) Shi | An Exi | Stock | sharm | web.w | newff | Shikho | MATL | Train s | Mi x | Finance | + | - | X

Not secure | ecs.umass.edu/ece/koren/architecture/windlx/main.html

Apps | Gmail | YouTube | New folder | MERN Stack Front T...

Instruction	Execution Cycles
FP_Add/Sub	1
FP_Multiply	1
FP_Divide	1
INT_Divide	1

INT\_Add | R1 | R1 | R1 | Insert Instruction

☐ Data Forwarding | Remove Instruction

Help | Reset Application

Instruction	1	2	3	4	5	6	7	8	9	10	11	12
0   int_id (R10, Offset, R1)	IF	ID	EX	MEM	WB							
1   int_sub (R11, R2, R3)		IF	ID	+/- (I)	MEM	WB						
2   int_add (R12, R3, R4)			IF	ID	+/- (I)	MEM	WB					
3   int_id (R13, Offset, R1)				IF	ID	EX	MEM	WB				
4   int_add (R14, R5, R6)					IF	ID	+/- (I)	MEM	WB			

Step | Execute All Instructions

Potential Hazards:

No Hazards Found.

10:00 AM 11-04-2021

# Microprocessor and Computer Architecture Laboratory

UE19CS256

4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: R SHARMILA	SRN: PES2UG19CS309	Section E
------------------	-----------------------	--------------

Week# 10 Program Number: 5

This exercise is to understand the relationship between delay slots, control hazards and branch execution in a 5 stage MIPS pipelined processor.

Label 1: LW \$1, 40(\$6)

BEQ \$2, \$3, Label2 : branch taken

ADD \$1, \$6, \$4

Label2: BEQ \$1, \$2, Label1 : branch not taken

SW \$2, 20(\$4)

ADD \$1, \$1, \$4

Assume full data forwarding and predict- taken branch prediction.

Note the observations.

**Related Screenshot**



### **Disclaimer:**

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: R SHARMILA

Name: R SHARMILA

SRN: PES2UG19CS309

Section: E

Date: 11/04/2021