4th Semester, Academic Year 2020-21

Date: 11/04/2021


Name: R SHARMILA	SRN:	Section
	PES2UG19CS309	Е

Week#____10____ Program Number: ____1_


Given a C- Code convert it in its equivalent ARM Code.

These programs need to be executed on ARMSIM Simulator

1) x = (a + b) - c; **ARM Assembly Language Code**



Screenshot showing the value of x, a, b, c in the register window.




2) $z = (a << 2) \mid (b \& 15);$

ARM Assembly Language Code

```
C:\Users\sharm\Desktop\4th sem\Microprocessor\Lab w...
                                                           ×
File Edit Search View Encoding Language Settings Tools Macro Run
Plugins Window ?
3 🖶 🗎 🖺 🥦 局 📥 🖈 🐚 🖍 🕽 C i 🛎 🗽 🔍 🥞 🝱 ⋤
Week10_Program2_PES2UG19CS309.s ☑ Week10_Program1_PES2UG19CS309.s ☑
        .text
  2
        MOV R0, #4
  3
        MOV R1, R0, LSL #2
  4
        MOV R2,#3
  5
        AND R3, R2, #15
        ORR R4, R3, R1
  6
        .end
```

Screenshot showing the value of a, b, z in the register window.



4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: R SHARMILA		SRN:	Section	
		PES2UG19CS309	E	
Week#	10	Program Number:	2	

1) Consider the following instructions. Execute these instructions using simulator of 5 stage pipeline of MIPS architecture.


ADD R0, R1, R2

SUB R3, R0, R4.

Observe the following and note down the results.


a) Check whether there is data dependency for the second instruction?

Yes there is raw dependency




a) If yes, then, how many stall states have been introduced?





b) If data forwarding is applied how many stall states have been reduced?

No stalls when data forwarding is applied.



4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: R SHARMILA	SRN:	Section
	PES2UG19CS309	E

Weel	<#	10	Program	Numbe	er:	3


Consider the following code segment in C.

$$A = B + E;$$

 $C = B + F;$


a) Write the code using MIPS 5 STAGE pipeline architecture.

ARM Assembly Language Code



b) Find the hazards;

No hazard



c) Reorder the instructions to avoid pipeline stalls.

No reordering is required.

4th Semester, Academic Year 2020-21

Date: 11/04/2021


Name: R SHARMILA	SRN:	Section
	PES2UG19CS309	Е
Week#10	Program Number:	4
Using MIPS 5 stage pipeline archite instructions and avoid stall states if		g
I III		

LW \$10, 20(\$1) SUB \$11, \$2, \$3 ADD \$12, \$3, \$4 LW \$13, 24(\$1) ADD \$14, \$5, \$6

a) Related Screenshot with stalls

No stalls

b) Related Screenshot without stalls



4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: R SHARMILA	SRN:	Section
	PES2UG19CS309	Е

Week#	10	Program Number:	5
-------	----	-----------------	---

This exercise is to understand the relationship between delay slots, control hazards and branch execution in a 5 stage MIPS pipelined processor.

Label 1: LW \$1, 40(\$6)

BEQ \$2, \$3, Label2 : branch taken

ADD \$1, \$6, \$4


Label2: BEQ \$1, \$2, Label1 : branch not taken

SW \$2, 20(\$4) ADD \$1, \$1, \$4

Assume full data forwarding and predict- taken branch prediction.

Note the observations.

Related Screenshot



Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: R SHARMILA

Name: R SHARMILA

SRN: PES2UG19CS309

Section: E

Date: 11/04/2021