


### 3.1 Functional Testing

c4




- Do your test sequences verify that the circuit has been implemented correctly?  
FPGA behaviour observed meets the expected  
Behaviour matched modelsim simulation and the circuit was implemented correctly using quartus

### 3.2 Fault Detection and Diagnosis

(a) Apply a stuck-at-1 fault and step through the test sequence


Stuck at 1:



Doesn't remain in the 10 state when clocked

The fault was detected, can deduce fault location

(b) Apply a stuck-at-0 fault and step through the test sequence.



Gets stuck in 10 state until manually reset

The fault is detected

Can deduce fault point.

### 3.3 Sequential Output Logic

- With both faults disabled, verify that your previous test sequence finds no fault.

verified

Apply the stuck-at-1 fault

- Is the fault detected? If so, is it possible to diagnose the fault location?

Sequence for stuck at 1:

A=0, rst, a= 1, 1, 1;

Fault is detected by state, as cant go back to S(1) T(0)

Sequence for stuck at 0:

A=0, rst, a= 1, 1;

Fault is detected by state, state skips S(0) T(1)

- How effective is transition verification as a basis for testing an FSM?  
How can you verify transitions from redundant states, and what is the relative cost of doing this?  
Fault will be detected  
Cannot diagnose location of fault
- How easy is it to detect and diagnose faults in non-scan-path FSMs with and without output logic?  
Its difficult to diagnose fault in non-scan path FMSs as we can't set and observe our present state  
Can only go through the state through input.

### 3.4 Scan Design

C4:

```

24 module c4 (output logic s, t, n, input logic n_clk, rst, a, c, m, sdi);
25
26 logic s_plus, t_plus, s_bar, t_bar, clk;
27
28 assign clk = ~n_clk;
29
30 next_state n0 (.*);
31 //d_ff d0 (.q(s), .qbar(s_bar), .clk(clk), .rst(rst), .d(s_plus));
32 //d_ff d1 (.q(t), .qbar(t_bar), .clk(clk), .rst(rst), .d(t_plus));
33 output_reg ol (.*);
34 scan_dff d0 (.q(s), .qbar(s_bar), .clk(clk), .rst(rst), .d(s_plus), .mode(m), .scan_in(sdi));
35 scan_dff d1 (.q(t), .qbar(t_bar), .clk(clk), .rst(rst), .d(t_plus), .mode(m), .scan_in(s));
36 endmodule

```

Test\_c4:

```

25 module test_c4;
26
27 timeunit 1ns;
28 timeprecision 100ps;
29
30 logic s, t, n;
31 logic n_clk, rst, a, c, sdi, m, sdo;
32
33 c4 c4 (.*);
34
35 initial
36 begin
37 n_clk = 0;
38 #20;
39 forever #10 n_clk = ~n_clk;
40 end
41
42 initial
43 begin
44 rst = 1;
45 a = 0;
46 c = 0;
47 #10 rst = 0;
48 #10 rst = 1;
49 #40 a = 1;
50 #20 a = 1;
51 #20 a = 1;
52 #60 a = 0;
53 #20 a = 1;
54 #20 a = 0;
55 c = 1;
56 #20 a = 0;
57 #40 a = 1;
58 #20 a = 0;
59 c = 0;
60 #20 a = 1;
61 #20 $finish;
62 end
63
64 endmodule

```

Scan\_diff:

```

23 module scan_dff (output logic q, qbar, input logic clk, rst, d, mode, scan_in);
24
25 always_ff @(posedge clk, negedge rst)
26   if (~rst)
27   begin
28     q <= 1'b0;
29     qbar <= 1'b1;
30   end
31   else if (mode)
32   begin
33     q <= scan_in;
34     qbar <= ~scan_in;
35   end
36   else
37   begin
38     q <= d;
39     qbar <= ~d;
40   end
41 endmodule
42

```

Waveform:



Fault equation:  $y = (t*s) + \bar{A}$

Correct equation:  $y = (s*t) + \bar{T}$