


M4 Lab si3g19

SystemVerilog and FPGAs

3 Laboratory Work

3.1 RTL Simulation


Appropriate waveforms from ModelSim:



Product of M and Q, held in registers A and Q, once the active high output READY is asserted


3.2 FPGA Synthesis

1. Design successfully downloaded onto FPGA




2. Schematic of your design from the RTL viewer in Quartus

Multiplier:




Instances:


- Adder A0





- Reg_m R1




- Register R0



- Sequencer S



Testing:



Gave a cycle of

- ➔ 0100110111
- ➔ 0000110111
- ➔ 0000000101
- ➔ 0010110101
- ➔ 0001011010
- ➔ 0001011010
- ➔ 0000101101
- ➔ 0000101101
- ➔ 0011011101
- ➔ 0001101110
- ➔ 0001101110
- ➔ 0100110111

3.3 extended behaviour

Combining the states 'adding' and 'shifting' into a single state → 'adding_shifting' #

Modifying 'sequencer.sv' and 'register.sv'

Sequencer.sv:

```
23 module sequencer (input logic start, clock, Q0, n_rst,
24 output logic add, shift, ready, reset);
25
26 enum (idle, adding_shifting, stopped) present_state, next_state;
27 logic [0:1] count = 3;
28 logic enable = '0;
29
30 always_ff @(posedge clock, negedge n_rst)
31 begin: SEQ
32 if (!n_rst)
33 present_state <= idle;
34 else
35 present_state <= next_state;
36 end
37
38 always_ff @(posedge clock, negedge n_rst)
39 if (!n_rst)
40 count <= 3;
41 else if(enable)
42 count <= count - 1;
43 else if(count == 0)
44 count <= 3;
45
46 always comb
47 begin: COM
48 add = '0;
49 shift = '0;
50 ready = '0;
51 reset = '0;
52 enable = '0;
53 next_state = present_state;
54 unique case (present_state)
55 idle: begin
56 reset = '1;
57 if (start)
58 next_state = adding_shifting;
59 end
60 adding_shifting: begin
61 enable = '1;
62 if (Q0)
63 add = '1;
64 shift = '1;
65 if (count>0)
66 next_state = adding_shifting;
67 else
68 next_state = stopped;
69 end
70 stopped: begin
71 ready = '1;
72 if (start)
73 next_state = idle;
74 end
75 endcase
76 end
77 endmodule
```


Register.sv:

```
23 module register (input logic clock, reset, add, shift, C,
24 input logic[3:0] Qin, Sum, output logic[7:0] AQ);
25
26 logic Creg; // MSB carry bit storage
27
28 always_ff @(posedge clock)
29 if (reset) // clear C,A and load Q, M
30 begin
31 Creg <= 0;
32 AQ[7:4] <= 0;
33 AQ[3:0] <= Qin; // load multiplier into Q
34 end
35 else if (add) // store Sum in C,A
36 begin
37 {Creg,AQ} <= {1'b0,C,Sum,AQ[3:1]};
38 end
39 else if (shift) // shift A, Q
40 begin
41 {Creg,AQ} <= {1'b0,Creg,AQ[7:1]};
42 end
43 endmodule
```

Analysing and compiling code:

	Task
✓	▼ ► Compile Design
✓	> ► Analysis & Synthesis
✓	> ► Fitter (Place & Route)
✓	> ► Assembler (Generate programming file)
✓	> ► TimeQuest Timing Analysis
	> ► EDA Netlist Writer
	■ Edit Settings
	🔧 Program Device (Open Programmer)

Modelsim waveform:



I successfully downloaded the design onto the FPGA as before and confirmed the behaviour by entering numbers and observing the LEDs on the board.