

Reg. No. :	

Final Assessment Test(FAT) - Nov/Dec 2024

Programme	B.Tech.	Comments of the Comments of th		
Course Code	BCSE205L	Semester	Fall Semester 2024-25	
		Faculty Name	Prof. Vidhya Lakshmi M	
Course Title	Computer Architecture and	Slot	A1+TA1	
	Organization	Class Nbr	CH2024250100532	
Time	3 hours	Max. Marks	100	

General Instructions

 Write only Register Number in the Question Paper where space is provided (right-side at the top) & do not write any other details.

Course Outcomes

- Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating point arithmetic operations.
- Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyze
 and suggest efficient cache mapping technique and replacement algorithms for given design requirements.

 Demonstrate hamming code for error detection and correction.
- 3. Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and Differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.
- 4. Assess the performance of IO and external storage systems. Classify parallel machine models. Analyze the pipeline hazards and solutions.

	Section - 1 Answer all Questions (3 × 5 Marks)		*M - Marks		
O.No	Question		CO	BL	
01.	Analyze the primary structural distinctions between Harvard and Von Neumann architectures and explain how these differences impact data processing and memory access.	5	1	2	
02.	A processor has a 5-stage instruction pipeline (Fetch, Decode, Execute, Memory, Write-back). An arithmetic instruction requires 5 cycles to complete. Suppose a load instruction is followed immediately by an arithmetic operation using the loaded data. a) Identify the kind of hazard that might occur, and how could it affect the pipeline's performance? (3 marks) b) How can this hazard be resolved through techniques like data forwarding or pipeline stalls?		4	3	
03.	Calculate and interpret the average memory access time for a processor with a 90% cache hi rate, given a cache access time of 5 ns and a main memory access time of 50 ns. How do thes parameters affect overall performance?	1 5	2	3	

