## Continuous Assessment Test (CAT) - II - OCTOBER 2024

					Full Semester	
Programme		B. Tech (CSL) Semester			2024-25	
Course Code & Course Title	1	BCSI 2051 Computer Architecture and Organization	Class Number		A Disconnection of the Connection of the Connect	
Faculty		Prof.M. Nivedita, Dr. I. padma Dr. Sorya Prakash Tiwari, Dr. M. Vidhya Lakshmi	Slot	5	C2+1C2	
Duration	1:1	1 ½ hours	Max. Mark		50	

## General Instructions:

 Write only your registration number on the question paper in the box provided and do not write other information. write other information.

O No	Sub							
	Sec	Two processors, X1 given program, X1 I rate of 2.8 GHz. The categories, as shown same number of ins lower CPI for arithm CPI for memory-rela	and X2, execu- has a clock rate he instruction so in the table be- structions for e- metic and logic	e of 3.5 GHz, set can be bro below. Both pro- each category. instructions, v	sken down into rocessors exect However, X1	three ute the has a		
		Instruction Category	Instruction Count (%)	CPI of X1	CPI of X2			
	- 1	Arithmetic	40%	1	2			
1		Logic	20%		1.5			
		Memory Access	40%	4	3		10	
		a. Analyze the execution time and why? Sup (5 marks)     b. If an optimizat for memory acyour conclusion marks)	e. Which proce port your anal ion is applied ccess instruction? Recalcula	ssor complete ysis with app to Processor ions by 25%	es the program ropriate calcul X2, reducing t , would that	he CPI change		
	L	onsider the following OAD R1, [R2] ; Loggister R1		rom memory		R2 into		

b. Repeat part a, for a how having multiple buses affects the control sequence and data flow compared to the single-but organization (5 Marks)	s
Design a 2046 × 256-bit memory chip with the aim to optimize for both performance and efficiency  a. Calculate the number of address lines required to access any word in the memory chip. (1 Mark)  b. Given that the memory chip stores 256 bits per word, propose a suitable memory organization (such as row-column arrangement) that ensures efficient access to the data Determine how many rows and columns you need, and explain how this design helps in minimizing access time. (4 Marks)  c. Suppose you have the option to increase the memory size from 2046 × 256 bits to 4092 × 128 bits. Compare the advantages and disadvantages of this change in terms of memory addressing, bandwidth, access time, and overall performance. Which, design would you recommend for a high-performance system, and why?(5 Marks)	10
Consider a system with a main memory of 2 GB and a cache memory of 256 KB. The block size is 64 bytes. If the cache is organized as a direct mapped cache,  a. Compute the number of blocks in the cache and determine the number of bits required for the tag, index, and block offset fields in the memory address. (4 Marks)  b. Given that 20% of memory accesses are subject to cache misses in the direct-mapped configuration, analyze the potential performance impact if the system switches to a fully associative cache where the cache miss rate drops to 5%. Assume that accessing main memory takes 100 cycles and accessing the cache takes 5 cycles. Calculate the average memory access time for both configurations and discuss which setup provides better overall performance. (6 Marks)	10
At some point in time 'N', the processor is accessing data from RAM.  During the same time, a device R is in need of the processor's service.  a) How will the processor handle the service requested by the device R? (4 Marks)  b) Can the processor deny the service requested by the device R?(1 Mark)  c) How will the processor handle multiple requests from other devices?(5 Marks)  Justify your answer in detail.	10