



## Continuous Assessment Test (CAT) – I - AUGUST 2024

Programme	: B.Tech. Computer Science and Engineering	Semester	: Fall Semester 2024 - 25
Course Code & Course Title	: BCSE205L Computer Architecture and Organization	Class Number	: C112024250100951/ C112024250102685/ C112024250100947
Faculty	: Dr. K. Anusha, Dr. R. Madura Meenakshi, Prof. M. Nivedita	Slot	: C1+TC1
Duration	: 90 Minutes	Max. Mark	: 50

Answer all questions

Q. No	Description	Marks
1	<p>The organization of an IAS computer has 4096-word memory space with 40-bit word data and 20-bit instruction length. Consider the following modifications in the IAS computer and discuss the architectural changes for each.</p> <ol style="list-style-type: none"><li>How would the register architecture change if we expand the memory space with another 4096 words? (3 Marks)</li><li>How would the instruction set change if we introduce two more data registers (R1 and R2) in the existing architecture? (3 Marks)</li><li>What changes would allow us to specify more than one operand in an instruction? (2 Marks)</li><li>If we reduce the word size to 20 bits, which register would be no longer required? Justify (2 Marks)</li></ol>	10
2	<ol style="list-style-type: none"><li>Compare and contrast the two different types of instruction set computers. (5 Marks)</li><li>How could you solve the following arithmetic expression with both computers and write the assembly code for the same? (5 Marks)</li></ol> $Y = A + B * C - D * E$	10
3	<p>Perform the arithmetic operation <math>X = 43 - 65</math>, with</p> <ol style="list-style-type: none"><li>signed magnitude representation (3 Marks)</li><li>1's complement representation (3 Marks)</li><li>2's complement representation (3 Marks)</li><li>Design a logic circuit to identify the overflow/underflow situation</li></ol>	10

	without using the XOR gate. (1 Mark)	
4	<p>a. Draw the flowchart to illustrate the procedure for non-restoring division. (5 Marks)</p> <p>b. Solve the arithmetic operation <math>\frac{-11}{3}</math> by following the same method. (5 Marks)</p>	10
5	<p>Consider the given sequence of zero-address instruction, which executes an arithmetic expression and stores the final result at the memory location X. You are asked to express the code in</p> <ol style="list-style-type: none"> <li>One address instruction(3 Marks)</li> <li>Two address instructions (3 Marks)</li> <li>Three address instructions (3 Marks)</li> <li>Among the three formats, identify the one which is more memory-efficient than the others. Justify. (1 Mark)</li> </ol> <p> <b>PUSH B</b>  <b>PUSH C</b>  <b>MUL</b>  <b>PUSH A</b>  <b>SUB</b>  <b>PUSH E</b>  <b>PUSH F</b>  <b>DIV</b>  <b>PUSH D</b>  <b>ADD</b>  <b>DIV</b>  <b>POP X</b> </p>	10

\*\*\*\*\*All the best \*\*\*\*\*