




Continuous Assessment Test I – March 2023

Programme	: B.Tech	Semester	: WS 2022-23
Course	: Digital System Design	Code	: BECE102L
Faculty	: Prof. J. Divya	Class Nbr	: CH202223230013
Time	: 90 Minutes	Slot	: D1
		Max. Marks	: 50

Answer ALL the questions

Q.No.	Sub-division	Question Text	Marks
1.		A logic 'voter' circuit has 4 inputs a, b, c, d and one output v . The output is to be logic 1 if any 3 or all 4 inputs are at logic 1. Draw a truth table map for each input and hence write down the simplified Boolean equations using K-Map method of reduction. Design a circuit using NOR gates to satisfy this requirement.	[10]
2.		Draw a CMOS logic circuit for the given expression. (Assume both true and complementary inputs are available) $F = (A + \overline{C}\overline{D})(\overline{A} + B).$	[5]
3.		Write the Boolean expression for output x in Figure 1. Determine the value of x for all possible input conditions in a truth table.	[5]
		 <p>Figure 1</p>	
4.		<p>i. Simplify the given function $F1 = \sum (1, 5, 6, 7, 11, 12, 13, 15)$</p> <p>ii. For the original and the simplified expression, write the Verilog HDL code using dataflow modelling.</p>	[5] + [5]
5.		Write a gate level Verilog code for the schematic shown in Figure 2 and write a test bench for the same.	[10]




Figure 2

Design a 4:2 priority encoder. Also discuss the differences between encoder and priority encoder?

[10]

Total Marks

[50]

