

Reg. Number.

Continuous Assessment Test (CAT) - II - OCTOBER 2024

Programme .	:	B.Tech(CSE)	Semester	:	Fall Semester 2024-25
Course Title	:	BCSE205L Computer Architecture and Organization	Class Number	:	CH2024250100951/ CH2024250102685/ CH2024250100947
Faculty	:	Dr. K. Anusha, Dr. R. Madura Meenakshi, Prof. M. Nivedita	Slot	:	C1+TC1
Duration	:	1 ½ hours	Max. Mark		50

General Instructions:

 Write only your registration number on the question paper in the box provided and do not write other information.

Answer all questions

Q. No	Sub Sec.		Description		Marks
1		contents of register R2 R1. a) Identify the the single-bus of b) For each sactivated, such	steps involved in edatapath.(5 Marks) tep, specify the co	n for a basic CPU. The R2, R3, which adds the stores the result in register executing this instruction on control signals that must be write signals, ALU operation gnals.(5 Marks)	. 10
		following table provid	les the information	Percentage of Instructions Percentage of Instructions Percentage of Instructions Percentage of Instructions	
2		B	3 2 ,	35% 25%	
		a) Calculate the b) Suppose of instruction ty Calculate the Marks)	10		
3		after optimiza	tion.(3 Marks)	the firmware of a washing	,10

	a) How many ROM chips are needed to store the firmware?(4 Marks) b) How many address lines are required to access the entire memory?(2 Marks) c) Suggest a design for connecting the ROM chips and address lines.(4 Marks)	
4	A two-way set-associative cache consists of total of 256 blocks. The main memory contains 8192 blocks each consist of 128 words. a) How many bits are there in a main memory address? (1 Mark) b) How many bits are there in each of the TAG, SET and WORD field?(3 Marks) c) What is the size of the cache memory?(2 Marks) d) For the following main memory block requests: 10, 55, 11, 4, 13, 8, 132, 129, 212, 129, 64, 8, 48, 32, 73, 92 calculate the number of misses and the miss ratio if the replacement strategy is Least Recently Used (LRU). (4 Marks)	10
5	A CPU is interfacing with a peripheral device that needs to transfer 20 KB of data to memory using a DMA controller. The transfer occurs in two modes: block transfer mode and cycle stealing mode. Given: Transfer Size: 20 KB (20,480 bytes) Block Size: 1 KB (1,024 bytes) Data Transfer Rate of DMA: 1 MB/s (1,024,000 bytes per second) CPU Cycle Time: 200 ns (0.2 μs) Number of CPU Cycles per Memory Access: 4 cycles System Bus Bandwidth: 1 MB/s a) Calculate the total transfer time for DMA in block transfer	10
	 b) Calculate the total transfer time for DMA in block transfer mode.(2.5 marks) b) Calculate the total time the CPU remains in a blocked state during the transfer in block transfer mode.(2.5 marks) c) Calculate the total transfer time for DMA in cycle stealing mode.(2.5 marks) d) Calculate the total time the CPU remains in a blocked state during the transfer in cycle stealing mode.(2.5 marks) 	