

Open ▾



fir.v

~/Desktop/fir

Save



```
1 module fir(clk,x,y);
2   input clk;
3   input signed [15:0] x;
4   output signed [31:0] y ;
5   parameter signed [15:0] b0 = 16'h1000;
6   parameter signed [15:0] b1 = 16'h2000;
7   parameter signed [15:0] b2 = 16'h3000;
8   parameter signed [15:0] b3 = 16'h2000;
9   parameter signed [15:0] b4 = 16'h1000;
10  reg signed [15:0] xde [3:0];
11  wire signed [31:0] yt;
12  assign y_temp = (b0 * x) + (b1 * xde[0]) + (b2 * xde[1]) + (b3 * xde[2]) + (b4 * xde[3]);
13  assign y = yt;
14  always @(posedge clk) begin
15    xde[3] <= xde[2];
16    xde[2] <= xde[1];
17    xde[1] <= xde[0];
18    xde[0] <= x;
19  end
20 endmodule
```

Open ▾

+

fir_tb.v
~/Desktop/fir

Save

≡

—

🔍

✕

fir.v

✕

fir_tb.v

✕

```
1`timescale 1ns / 1ps
2module fir_tb;
3reg clk;
4reg signed [15:0] x;
5wire signed [31:0] y;
6fir u0(
7    .clk(clk),
8    .x(x),
9    .y(y));
10always #100 clk = ~clk;
11initial begin
12    $dumpfile("fir_tb.vcd");
13    $dumpvars(0,fir_tb);
14    x = 0;
15    clk=0;
16    #200 x = 16'h1000;
17    #200 x = 16'h2000;
18    #200 x = 16'h3000;
19    #200 x = 16'h4000;
20    #200 x = 16'h5000;
21    $monitor("Time: %t, Output: %h", $time, y);
22    #100;
23end
24endmodule
```



user@gdk: ~/Desktop/fir



```
user@gdk:~$ cd Desktop
user@gdk:~/Desktop$ cd fir
user@gdk:~/Desktop/fir$ iverilog -o fir_wav fir_tb.v fir.v
user@gdk:~/Desktop/fir$ vvp fir_wav
VCD info: dumpfile fir_tb.vcd opened for output.
time:          1000000, Output: zzzzzzzz
```

File Edit Search Time Markers View Help

From: 0 sec To: 897792200 Marker: - | Cursor: 451 ms

SST

fir_tb

Type Signals

reg	clk
reg	x[15:0]
wire	y[31:0]

Filter:

Append Insert Replace

Signals

Time
clk
x[15:0]
y[31:0]

Waves

