

Open

pipe.v
~/Desktop/pipe

Save

≡

—

□

✕

```
1 module pipe (clk,reset);
2 input clk;
3 input reset;
4 reg [31:0] instruction_memory[255:0];
5 reg [31:0] data_memory [255:0];
6 reg [31:0] registers [31:0];
7 reg [31:0] IF_ID_instruction;
8 reg [31:0] ID_EX_instruction;
9 reg [31:0] EX_MEM_instruction;
10 reg [31:0] MEM_WB_instruction;
11 reg [31:0] pc;
12 wire [31:0] instruction;
13 assign instruction = instruction_memory[pc];
14 wire [4:0] rs, rt, rd;
15 assign rs = IF_ID_instruction[25:21];
16 assign rt = IF_ID_instruction[20:16];
17 assign rd = IF_ID_instruction[15:11];
18 reg [31:0] alu_result;
19 always @(posedge clk) begin
20 case (ID_EX_instruction[31:26])
21 6'b000000:
22 alu_result <= registers[rs] + registers[rt];
23 6'b000001:
24 alu_result <= registers[rs] - registers[rt];
25 default:
26 alu_result <= 32'b0;
27 endcase
28 end
29 reg [31:0] mem_result;
30 always @(posedge clk) begin
```

```
30 always @(posedge clk) begin
31 case (EX_MEM_instruction[31:26])
32 6'b000010:
33 mem_result <= data_memory[registers[rs] + EX_MEM_instruction[15:0]];
34 6'b000011:
35 data_memory[registers[rs] + EX_MEM_instruction[15:0]] <= registers[rt];
36 default:
37 mem_result <= 32'b0;
38 endcase
39 end
40 always @(posedge clk) begin
41 case (MEM_WB_instruction[31:26])
42 6'b000000: begin
43 registers[rd] <= alu_result;end
44 6'b000001: begin
45 registers[rd] <= alu_result;end
46 6'b000010:begin
47 registers[rt] <= mem_result;end
48 default:begin
49 registers[rd] <= 32'b0;end
50 endcase
51 end
52 always @(posedge clk) begin
53 if (reset) begin
54 pc <= 32'b0;
55 IF_ID_instruction <= 32'b0;
56 ID_EX_instruction <= 32'b0;
57 EX_MEM_instruction <= 32'b0;
58 MEM_WB_instruction <= 32'b0;
59 end
```

```
40 always @(posedge clk) begin
41 case (MEM_WB_instruction[31:26])
42 6'b000000: begin
43 registers[rd] <= alu_result;end
44 6'b000001: begin
45 registers[rd] <= alu_result;end
46 6'b000010:begin
47 registers[rt] <= mem_result;end
48 default:begin
49 registers[rd] <= 32'b0;end
50 endcase
51 end
52 always @(posedge clk) begin
53 if (reset) begin
54 pc <= 32'b0;
55 IF_ID_instruction <= 32'b0;
56 ID_EX_instruction <= 32'b0;
57 EX_MEM_instruction <= 32'b0;
58 MEM_WB_instruction <= 32'b0;
59 end
60 else
61 begin
62 pc <= pc + 32'b1;
63 IF_ID_instruction <= instruction;
64 ID_EX_instruction <= IF_ID_instruction;
65 EX_MEM_instruction <= ID_EX_instruction;
66 MEM_WB_instruction <= EX_MEM_instruction;
67 end
68 end
69 endmodule
```

Open ▾ 

pipe_tb.v

~/Desktop/pipe

Save



```
1 `timescale 1ns / 1ps
2 module pipe_tb;
3     reg clk;
4     reg reset;
5     pipe uut(
6         .clk(clk),
7         .reset(reset));
8     always #50 clk = ~clk;
9     initial begin
10        $dumpfile("pipe_tb.vcd");
11        $dumpvars(0,pipe_tb);
12        clk=1;
13        reset = 1;
14        #100;
15        reset = 0;
16        uut.instruction_memory[0] = 32'h20010001;
17        uut.instruction_memory[1] = 32'h20020002;
18        uut.instruction_memory[2] = 32'h00052820;
19        uut.instruction_memory[3] = 32'h00053021;
20        uut.data_memory[1] = 32'h00000005;
21        uut.data_memory[2] = 32'h00000003;
22        #100;
23    end
24 endmodule
```

GTKWave - /home/user/Desktop/pipe/pipe_tb.vcd

File Edit Search Time Markers View Help



From: 0 sec To: 149063900 Marker: 136400 us | Cursor: 136900 us


SST

pipe_tb

Signals

Time
clk=1
reset=0

Waves



Type Signals

| Type | Signals |
|------|---------|
| reg | clk |
| reg | reset |

Filter:

Append Insert Replace