

Open ▾

ram.v  
~/Desktop/ram

Save



ram.v



ram\_tb.v



```
1 `timescale 1ns/1ps
2 module ram(di,do,a,w,r,clk);
3 input clk;
4 input [7:0] a;
5 input [31:0] di;
6 input r,w;
7 output reg [31:0] do;
8 reg [31:0] ram[255:0];
9 always@(posedge clk)begin
10 if(w)begin
11 ram[a]<=di;
12 end
13 if(r)
14 begin
15 do=ram[a];
16 end
17 else
18 begin
19 ram[a]=32'b0;
20 end
21 end
22 endmodule
```

Verilog ▾ Tab Width: 8 ▾ Ln 22, Col 10 ▾ INS

Open ▾

ram\_tb.v  
~/Desktop/ram

Save



ram.v



ram\_tb.v



```
1 `timescale 1ns/1ps
2 module ram_tb;
3 reg w,r;
4 reg [7:0]a;
5 reg [31:0]di;
6 reg clk;
7 wire [31:0] do;
8 integer i;
9 ram u0(
10     .a(a),
11     .di(di),
12     .r(r),
13     .w(w),
14     .do(do),
15     .clk(clk));
16 always #50 clk=~clk;
17 initial begin
18     $dumpfile("ram_tb.vcd");
19     $dumpvars(0,ram_tb);
20     clk=0;
21     a=0;di=0;w=0;r=0;#100;
22     w=1;a=8'h10;di=32'hdeadbeef;#100;
23     w=0;r=1;a=8'h10;#100;
24     $display("Data out :%h",do);
25     for(i=0;i<10;i++)
26     begin
27         w=1;r=0;a=i;
28         di=i*32'h100;
29         #100;
30         w=0;r=1;#100;
31         $display("Data out at a %d :%b",a,do);
32     end
```

Open ▾

ram\_tb.v  
~/Desktop/ram

Save



ram.v



ram\_tb.v



```
3 reg w,r;
4 reg [7:0]a;
5 reg [31:0]di;
6 reg clk;
7 wire [31:0] do;
8 integer i;
9 ram u0(
10     .a(a),
11     .di(di),
12     .r(r),
13     .w(w),
14     .do(do),
15     .clk(clk));
16 always #50 clk=~clk;
17 initial begin
18     $dumpfile("ram_tb.vcd");
19     $dumpvars(0,ram_tb);
20     clk=0;
21     a=0;di=0;w=0;r=0;#100;
22     w=1;a=8'h10;di=32'hdeadbeef;#100;
23     w=0;r=1;a=8'h10;#100;
24     $display("Data out :%h",do);
25     for(i=0;i<10;i++)
26     begin
27         w=1;r=0;a=i;
28         di=i*32'h100;
29         #100;
30         w=0;r=1;#100;
31         $display("Data out at a %d :%b",a,do);
32     end
33 end
34 endmodule
```

```
user@who: ~/Desktop/ram
user@who:~$ cd Desktop
user@who:~/Desktop$ cd ram
user@who:~/Desktop/ram$ iverilog -o ram_wav ram_tb.v ram.v
user@who:~/Desktop/ram$ vvp ram_wav
VCD info: dumpfile ram_tb.vcd opened for output.
Data out :deadbeef
Data out at a 0 :00000000000000000000000000000000
Data out at a 1 :000000000000000000000000000000001000000000
Data out at a 2 :000000000000000000000000000000001000000000
Data out at a 3 :0000000000000000000000000000000011000000000
Data out at a 4 :000000000000000000000000000000001000000000
Data out at a 5 :0000000000000000000000000000000010100000000
Data out at a 6 :0000000000000000000000000000000011000000000
Data out at a 7 :0000000000000000000000000000000011100000000
Data out at a 8 :0000000000000000000000000000000010000000000
Data out at a 9 :00000000000000000000000000000000100100000000
```