



Team #25

Spi protocol implementation

Mentor TA: Nikhil

SRN	Name
PES1UG22EC243	Rohith N
PES1UG22EC916	Yash S More
PES1UG22EC918	Sharvi Ranjan
PES1UG22EC923	Dhanush Kumar S





<u>INTRODUCTION</u>

- SPI stands for Serial Peripheral Interface. It is a protocol that is synchronous serial communication. It is used to communicate between the peripheral devices i.e. input and output devices and microcontrollers. SPI can transfer the data and receive data from one device to another device at a time.
- Common applications:
 communicate with the sensors like temperature sensors, accelerometers,
 gyroscopes, actuators like motors and servos, memory devices like EEPROMs and
 flash memory, and displays like LCDs and OLEDs, etc.





Master-slave Relationship

- The master is the controlling device (usually a microcontroller), while the slave (usually a sensor, display, or memory chip) takes instruction from the master. The simplest configuration of SPI is a single master, single slave system, but one master can control more than one slave.
- MOSI (Master Output/Slave Input) Line for the master to send data to the slave.
- MISO (Master Input/Slave Output) Line for the slave to send data to the master.
- SCLK (Clock) Line for the clock signal.
- SS/CS (Slave Select/Chip Select) Line for the master to select which slave to send data to.






SPI mode	Clock polarity (CPOL)	Clock phase (CPHA)	Data is shifted out on	Data is sampled on
0	0	0	falling SCLK, and when CS activates	rising SCLK
1	0	1	rising SCLK	falling SCLK
2	1	0	rising SCLK, and when CS activates	falling SCLK
3	1	1	falling SCLK	rising SCLK





Block Diagrams








Individual Contribution

- Rohith: Master code implemented
- Yash More: Slave code implemented
- · Sharvi Ranjan: Slave code implemented
- Dhanush: Master code implemented






Waveforms (and explanation of design)







Coverage







Area Report

```
Generated by: Genus(TM) Synthesis Solution 20.11-s111_1
 Generated on: Nov 07 2024 05:28:58 pm
 Module:
         Integration
 Technology library: saed90nm_typ updated 30.Sep.2011
 Operating conditions:
                    __nominal_ (balanced_tree)
 Wireload mode:
                     enclosed
                     timing library
 Area mode:
 Instance Module Cell Count Cell Area Net Area Total Area Wireload
Integration 135 2203.546 0.000 2203.546 <none> (D)
 (D) = wireload is default in technology library
```





Power Report

Instance: /Integration

Power Unit: W

Category	Leakage	Internal	Switching	Total	Row%
memory	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
register	8.75293e-06	-4.95837e-06	6.81132e-07	4.47569e-06	26.12%
latch	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
logic	1.96786e-06	2.22665e-06	2.23140e-06	6.42591e-06	37.50%
bbox	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
clock	0.00000e+00	0.00000e+00	6.23520e-06	6.23520e-06	36.38%
pad	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
pm	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
Subtotal	1.07208e-05	-2.73173e-06	9.14774e-06	1.71368e-05	100.00%
ercentage	62.56%	-15.94%	53.38%	100.00%	100.00%





Timing Report

Max Freq of your design:

```
-----
                       Genus(TM) Synthesis Solution 20.11-s111_1
 Generated by:
 Generated on:
                       Nov 07 2024 05:29:55 pm
 Module:
                       Integration
 Operating conditions:
                      nominal (balanced tree)
 Wireload mode:
                       enclosed
                       timing library
 Area mode:
Path 1: MET (19162 ps) Setup Check with Pin master OUT STATE MASTER reg[2]/CLK->SE
        Group: CLK
    Startpoint: (F) SS IN[1]
        Clock: (R) CLK
      Endpoint: (F) master OUT STATE MASTER reg[2]/SE
        Clock: (R) CLK
                  Capture
                               Launch
       Clock Edge:+
      Drv Adjust:+
      Src Latency:+
      Net Latency:+
                        0 (I)
                                   0 (I)
         Arrival:=
```

```
Generated by:
                       Genus(TM) Synthesis Solution 20.11-s111_1
 Generated on:
                       Nov 07 2024 05:29:55 pm
                        Integration
 Operating conditions:
                       _nominal_ (balanced_tree)
 Wireload mode:
                        enclosed
                        timing library
Path 1: MET (19162 ps) Setup Check with Pin master OUT STATE MASTER reg[2]/CLK->SE
    Startpoint: (F) SS_IN[1]
        Clock: (R) CLK
      Endpoint: (F) master_OUT_STATE_MASTER_reg[2]/SE
        Clock: (R) CLK
                                Launch
                   Capture
       Clock Edge:+ 20000
       Drv Adjust:+
      Src Latency:+
                        a
      Net Latency:+
                        0 (I)
                                     0 (I)
          Arrival:= 20000
           Setup: -
      Uncertainty:-
    Required Time:=
     Launch Clock: -
      Input Delay: -
                       300
        Data Path: -
           Slack:= 19162
Exceptions/Constraints:
 input_delay
                                      constraints.sdc line 28 1 1
                              Flags Arc Edge Cell Fanout Load Trans Delay Arrival Instance
                                                     (arrival)
 g638__2398/QN
                                        IN3->QN R
                                                                   2 3.3 51 30
                                                                                                (-,-)
 g599_7482/Q
                                                                   3 6.9 52 85
                                        IN3->0 R
                                                     NOR2XØ
                                                                   8 20.8 152 92
                                                                                                (-,-)
 master_OUT_STATE_MASTER_reg[2]/SE <<< -
```





Code B with both MISO and MOSI implementation

Our base code





References

- Base Code from:
 - vahia3200/SPI-Protocol-Implementation-Using-Verilog
- Chatgpt link:
- Separate references(youtube,google)

https://github.com/daringpatil3134/SPI_Serial_Peripheral_Interface Verilog_Modules

https://www.youtube.com/watch?feature=shared&v=0LpfuZ1wz2w