

Next: 7.3 Capacitance of General Up: 7.2 DRAMs Previous: 7.2.1 Trench Capacitor DRAM

7.2.2 Stacked Capacitor DRAM Cell

The other mainstream DRAM family is the stacked capacitor cell. In this cell the storage capacitor is above the read/write transistor, which reduces the area available for interconnect routing. This and the large height difference between the memory cell array and the surrounding peripheral circuits make wiring delineation difficult and unreliable [87]. To reduce these problems, high- ϵ dielectrics (e.g. Ta $_2$ O $_5$, BST) and exotic topographies (to increase the effective plate area) are necessary to reduce the

storage capacitor's volume to a minimum.

These exotic topographies can only be predicted with tools capable of very accurate etching and deposition simulation. We checked ours in the vertical stacked capacitor, one of the most commonly used electrode types of this family. We simulated it as described in [88]. The several stages in the process flow of the capacitor are shown in Figure 7.6. It starts with trench opening in a SiO 2 planar

layer with a reactive ion etching process (i), followed by isotropic deposition of POLY1 and SiO 2,

etching back of the SiO 2 with high directional rate (vertically) (ii) and the previous step is

repeated (iii). Then, the structure is refilled with POLY1 (iv) and etched back to adjust the height (v). Finally the oxide is removed, the dielectric (ONO) deposited and filled with POLY2 (the plate node) (vi). The total diameter is $1\mu m$, the height 800nm and the wall thickness of the storage node is adjusted to 80nm.

Figure 7.7-top shows a SEM after the storage plate formation - step (v) and the solid model (and grid) of the simulated structure is presented in Figure 7.7-bottom (only the elements of material POLY1 are shown). The total structure has 1 million elements, the extracted value is 26.1fF and it is in close agreement with the measured value of 23.3fF. Although the displayed structure exhibits almost cylindric symmetry a full three-dimensional simulation was performed. The total run time of the topography simulation is 27 minutes in a DEC 3000/400 workstation.

Figure 7.6: Process flow of the vertical stacked capacitor.






Figure 7.7: Vertical stacked capacitor: Top - SEM photograph of the storage plate. Bottom - Solid model and grid of the simulated structure (only the material POLY1 is displayed).





Next Up Previous

Next: 7.3 Capacitance of General Up: 7.2 DRAMs Previous: 7.2.1 Trench Capacitor DRAM

Rui Martins 1999-02-24