

INDO – GERMAN WINTER ACADEMY 2009

Resistive Memory Devices

Harshit S. Vaishnav

Tutor: Prof. Heiner Rysse



Indian Institute of Technology Madras

Outline

- Overview of Present Memory Technology
 - DRAM, SRAM, Flash Memory
 - Future Trends and Issues
- Resistive Memory Devices
 - MRAM, PRAM, CBRAM, Organic Memory etc.
- Comparision
- Summary



Dynamic RAM (DRAM)

Principle: *Data stored as presence/absence of charge on a capacitor*

- *Writing:* Closing the switch (access transistor) and applying data ("1" or "0") on the bit line
- *Reading:* Capacitor connected to bit line
 - Destructive readout due to capacitive division
- Decrease of stored charge with time
 - Refreshing required




Fig 1: 1T-1C DRAM Cell

Advantages: Simplicity due to small cell size, high density, cheap

Disadvantages: Volatile memory, refreshing required, slow speed

Static RAM (SRAM)

Principle: *Data stored (actively held) using transistors in positive feedback*

- Most common : 6 transistors per cell
 - 2 transistors used for reading and writing
 - Other 4 form inverters in positive feedback and hold “1” or “0” till supply is present
- *Writing:* Activating bit line, feedback takes over
- *Reading:* Differential sense amplifier




Fig 2: 6T SRAM Cell

Advantages: High speed, no refresh needed

Disadvantages: Volatile memory, low density, power dissipation, costly

Flash Memory

Principle: Data stored as presence or absence of charges inside gate oxide of a MOS transistor causing the threshold voltage to be different

- A second gate electrode is used.
- Hot electron effect or “Fowler Nordheim tunnelling” is used




Fig 3: Flash memory operation (Ref: [1])

Advantages: Non volatile, high retention, small cell size

Disadvantages: Low endurance, high writing time

Future Trends and Issues

- Limitations in each of today's memory technologies
 - DRAM: Volatile, difficult integration
 - SRAM: Expensive, volatile, high power consumption
 - Flash: Slow writing speed, insufficient writing cycles
- Limitations in charge-storage-based memories with further scaling of structural dimensions
- More complex fabrication because of constant down-scaling
- Need for a “Universal Memory” which has following characteristics:
 - Non volatility with long retention time
 - Low power consumption
 - High speed
 - Compatibility with today's Si technology
 - High density and scalability
 - Low cost



Resistive Memory Devices

- Non volatile
- Data written by changing some property of materials which changes the electrical resistance
- Reading by measuring resistance and comparing with reference
- Most promising candidates
 - Magnetoresistive RAM (MRAM)
 - Phase Change RAM (PRAM)
 - Organic Memory
 - Conductive Bridge RAM (CBRAM)
 - Other options like Nano RAM, Racetrack Memory etc.



Magnetoresistive RAM (MRAM)

Principle: *Storing information as direction of magnetization which affects resistance offered to spin polarized current.*

- Based on magnetic memory elements integrated with CMOS
- Uses a magnetic state for storage of data
 - Each state offers different electrical resistance
- Reading by sensing the resistance without disturbing the state
- Two effects can be used for implementing an MRAM cell:
 - Giant Magnetoresistance (GMR)
 - Tunnel Magnetoresistance (TMR)



Giant Magnetoresistance (GMR)

- In layered magnetic structures, resistivity depends on relative alignment of adjacent ferromagnetic layers
- Parallel magnetization: Low resistance
- Antiparallel magnetization: High resistance
- Explained by Mott's two current model
 - Two different channels for spin up and spin down electrons
 - Scattering process responsible for electrical resistance
- $\text{GMR} < 40\%$




Fig 4: GMR Effect (Ref: [2])

Tunnel Magnetoresistance (TMR)

- Two thin film ferromagnetic electrodes separated by barrier
- Small voltage: Quantum mechanical tunnel current
 - Overlap of wave functions
 - Effect more prominent in thin films
- Tunneling resistance depends on relative magnetization on both sides of the barrier
- TMR % upto 50-60% have been shown for NiFe, NiFeCo, CoFe
- TMR has higher magnetoresistance % and hence is used to implement MRAM
- Magnetic Tunnel Junction (MTJ) MRAM cell




Fig 5: MTJ

MRAM Cell

- MTJ consists of
 - Free layer : Magnetization changes with applied field
 - Tunnel dielectric : Thin dielectric
 - Fixed layer : Fixed magnetization
- When a bias is applied to MTJ, spin polarized electrons tunnel across the dielectric barrier.
 - Resistance depends on stored data
- Hysteresis loop indicates memory
 - Magnetization in free layer is retained after field is removed




Fig 6: MTJ




Fig 7: Switching in MTJs (Ref: [3])

MRAM Cell – Reading and Writing

- For high density, MRAM cells are arranged in a 2D matrix
- Cells at crosspoints are selected using digit and bit lines
 - Cells having only one line selected not written but “half-selected”
- *Writing*: Current pulses passed through bit line and digit line, writing the bit (changing magnetization of the free layer) at the cross point.
- *Reading*: Small sense current passed through the cell and compared with reference




Fig 8: Matrix of MRAM Cells





Fig 9: Read-Write (Ref: [4])

MRAM Cell - Switching

- Switching by Stoner-Wohlfarth reversal
- Points outside the astroid have only one stable state. They are “fully-selected”
- Points inside the astroid are “half-selected”
 - Can get selected due to thermal noise or stray fields: errors
- Drawback of Stoner – Wohlfarth MRAM is that margin between half-select and full-select is small



$$\text{Astroid : } (H_{\text{word}})^{2/3} + (H_{\text{bit}})^{2/3} = (H_0)^{2/3}$$

(Ref: [5])

MRAM Characteristics

Advantages :

- Magnetic polarization doesn't leak away with time
- No endurance limit
- High density and small access times
- Magnetic polarization switching doesn't involve actual movement of electrons & so has no wear-out mechanism



Disadvantages:

- Integration of the magnetic stack is very critical due to exact thickness definition of insulating tunnel layer
- Induced field overlaps adjacent cells over a small area leading to false writes-half-select phenomenon
- Decrease in magnetic volume increases susceptibility to disturbs from thermal fluctuations or stray fields
 - Toggle mode MRAM



Toggle-mode MRAM

- Free layer is replaced by Synthetic Antiferromagnet (SAF), ferromagnetic sublayers of nearly same magnetic moment
 - Net magnetic moment is very low and high magnetic volume is possible
- Write lines oriented 45° to easy axis
- Resistance determined by magnetization direction of sense layer with respect to pinned layer
- Different response to magnetic fields than conventional free layer



John Slaughter: MRAM Technology: Status and future challenges, Freescale Semiconductor

Fig 10: Toggle mode RAM operation (Ref: [6])

Toggle-mode MRAM

- Two phase programming pulse sequence for 180° rotation, unipolar currents

- Zero field orientation determined by intrinsic anisotropy
- “Scissored” state between t_1 and t_4 . Net moment along applied field




Fig 11: Toggle mode RAM switching (Ref: [6])

- Toggling regardless of existing state
 - Pre-read to determine if a write is required
- High bit-disturb margin, half write power

MRAM Current Status

- Commercially available: 4Mb chip @ 40MHz by EverSpin(Freescale), e2v
- 16Mb prototype presented by IBM and Infineon
- EverSpin (Freescale) intends to launch 16Mb chip soon
- Lot of research going on in academia and industry
- Leading companies are: Freescale, Intel, IBM, Toshiba, ST Microelectronics, Samsung
- Predicted by end of 2010: 64Mb and 128Mb chips



Fig 12: Freescale 4Mb MRAM Chip



Fig 13: e2v 4Mb MRAM Chip

All data courtesy Google

Phase Change RAM (PRAM)

Principle: *Storing information as phase of materials i.e either crystalline or amorphous and reading by measuring the resistance.*

- Uses phase change properties of chalcogenides (alloys of Group VI elements)
- At room temperature, chalcogenide alloys exist in two stable forms : crystalline and amorphous.
 - Amorphous state has low free electron density and low electron mobility and hence has a high resistivity
 - Crystalline state has high free electron density and high electron mobility and hence low resistance
- The state can be quickly and reversibly changed from one form to another
- Crystal state is used to represent “1” or “0”



PRAM - Writing and Reading

- Basic material: $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST) alloy
- *Amorphization (Writing a “0”)*: The chalcogenide material is changed into an amorphous state by first heating the material using joule heating above the melting point using a high current and then rapidly quenching it to prevent bonding.
- *Crystallization (Writing a “1”)*: The material is crystallized by passing medium current for a longer time.




Fig 14: PRAM Cell (Ref: [7])

PRAM Contd ...

- In the reset-set transition, a low current ($\sim 200\mu\text{A}$) is passed for a long duration
- In the set-reset transition, a high current ($\sim 500\mu\text{A}$) is passed for small duration
- Set-reset transition has to be fast enough to prevent recrystallization




Fig 15: PRAM Characteristics (Ref: [8])

- Reading is carried out by differentiating between high and low resistance states using a much lower current

PRAM Characteristics

Advantages

- Non volatile memory with retention period >10 years at 125°C
- Low voltage ($<1.5\text{V}$) operation and easily integrable with CMOS
- Large number of read-write cycles ($>10^{13}$)
- Large resistance drop, typically between 100 and 1000
 - Larger swing for read circuitry
- Highly scalable, projected to be scalable beyond 22nm node
- Fast set and reset times
- Multiple bit storage is also possible, since resistance can be made to vary in reproducible steps



PRAM Characteristics

Disadvantages

- Large size, due to high current in set stage ($\sim 1\text{mA}$) This is a big issue
- Ways of reducing writing current :
 - Increasing resistance of GST module by nitrogen doping
 - Increasing heating efficiency
 - Reducing heat dissipation
- Using these techniques, writing currents $< 0.7\text{mA}$ have been reported



PRAM Current Status

- Numonyx to start volume production of 1Gbit PRAM chips by 2010 end
- Intel and Numonyx have already created a 64Mb chip
- Samsung produced 512Mb prototype which was 30 times faster than current Flash memory
- Leading companies are : Intel, Numonyx, Samsung, Toshiba, STMicroelectronics




Fig 16: Samsung 512Mb PRAM prototype

All data courtesy Google

Bistable Organic Memories

Principle: *Utilizing conductance switching of organic complexes*

- Reversible conductance switching is desirable because of relatively high resistance ratio between on and off states and non-destructive read
- No complicated stacks are involved
- *Hybrid memory* consists of conventional frontend-of- the-line processing for CMOS circuit fabrication and memory layers added on the top
- Cross-point array cell array: two electrodes with memory element sandwiched between them



Bistable Organic Memories

- Organic resistive switch: two different resistance states: “0” and “1”
- Sandwich structure consisting of three layers between top and bottom metal electrodes
- Three layers are: organic semiconductor, metal and the organic semiconductor




Fig 17: Organic Memory Cell (Ref: [9])

Bistable Organic Memories

Advantages

- Simple integration, small size
- Properties of organic memory layers can be tailored by selective change of molecular structure
- Organic materials are suited for vacuum deposition and other processes, thereby reducing process complexity
- Good scalability, potential to be scalable to less than 20nm

Disadvantages

- Temperature stability



CBRAM

Principle: Utilizes the electrochemical formation and removal of metallic pathways in thin films of solid electrode to get low and high resistances

- Conducting path of metal atoms exists => Low R. otherwise high R.




Fig 18: Commonly used Programmable Metallization Cell (PMC) (Ref: [10])

- Anode is an oxidizable metal, solid electrolyte is Ag doped $\text{Ge}_x\text{Se}_{1-x}$ and cathode is inert
- Redox reaction at anode :



CBRAM Working

- Positive voltage at the anode reduces the ions at the cathode to form metal atoms
- Positive ions are repelled from the anode into the solid electrolyte.
- A conductive bridge of metal atoms is formed, which gives the low resistance ON state.




Fig 18: CBRAM Working (Ref: [11])

- For writing the OFF state, the bridge is removed by application of a reverse bias
- Information is retained via metal atom electrodeposition rather than charge storage

CBRAM Characteristics

- Applied voltage of a few hundred mV can result in orders of magnitude change in the resistance
- Switching is fast, less than 50ns
- Low programming current is required, of the order of 10-100uA
- Good scalability : Functionality down to 15nm demonstrated
- Retention time of 10 years is feasible
- R_{ON} is a linear function of writing current => Multi bit storage possible
 - Demonstrated for four levels




Fig 19 : R-V characteristics of Ag-Ge-S PMC (Ref: [10])

Switching voltage : +0.45V and -0.25V

$$R_{ON}/R_{OFF} \gg 10^4$$

Others

Nano RAM (NRAM)

- Based on mechanical position of carbon nanotubes deposited on a chip-like substrate
- Rest position: nano tubes lie about 13nm above electrode
- Dot of gold deposited on top of nanotubes on one of the ends providing electrical connection or terminal.
- Second electrode lies below the surface, 100 nm away



Low voltage
High resistance, “0”



Large voltage
Low resistance, “1”

Advantages : 5ps switching time, high density

Disadvantages : Fabrication difficulty, need for gold

Others

Racetrack Memory, IBM

- Spin coherent current is passed through “Racetracks”
- Magnetic domains move through nano-wires. Write heads write data by changing magnetization direction in domains
 - Patterns of data bits are stored (similar to HDD)
- Reading by resistive effects
- Good scalability : Beyond 20nm projected

Advantages: Fast read and writes, good scalability

Disadvantages: Large size, high operating voltage




Fig 20: Racetrack Memory, IBM
(Ref: Google)

Others

Memristor based memories

- Memristor is the fourth basic circuit element which relates charge and flux
- Resistance (Memristance) depends on history of voltage applied.
- Remembers its last memristance value
- Can be used to store high resistance and low resistance states as “1” or “0”



Comparison

	DRAM	Flash	FeRAM	FeFET	MRAM	PCM	PMC
Retention time	\approx ms	100 years <hr/>	> 10 years <hr/>	\approx days	> 10 years <hr/>	> 10 years	\approx 10 years
Write cycles	$> 10^{15}$	$< 10^6$	$> 10^{15}$ <hr/>	$> 10^{15}$	$\approx 10^{15}$	$> 10^{13}$	$\approx 10^{16}$ <hr/>
Write access time	< 50 ns	≈ 40 μ s	< 20 ns <hr/>	< 20 ns	< 30 ns	≈ 50 ns	< 30 ns
Resistance drop	-	$< 10^5$	-	$< 10^5$	< 2	$< 10^4$	$< 10^5$ <hr/>
Scalability	Moderate	Good	Moderate	Moderate	Moderate	Very good <hr/>	Very good <hr/>
Power consumption	High	Low	Low	Low	Low	Low	Very low <hr/>

(Ref: [12])

 Best cases

Summary

- DRAM, SRAM, Flash memory may soon reach scaling limits
- Need for scalable non volatile memory technology
- Most promising alternatives are MRAM, PRAM and CBRAM.
- Other memories utilizing organic materials, electrolytic cells etc. are also in consideration



References

- [1],[6] “Future Memory Devices Thomas” Graf (Indo German Winter Academy 2005) Magnetoresistive Random Access Memory Freescale Semiconductor Inc.
- [2],[3] “2B1750 Smart Electronic Materials Non-Volatile Random Access Memory Technologies (MRAM, FeRAM, PRAM)” Muhammad Muneed, Imram AKram, Aftab Nazir
- [4] “Magnetoresistive Random Access Memory” Freescale Semiconductor Inc. (June 2006)
- [7] “Phase Change RAM Operated with 1.5-V CMOS as Low Cost Embedded Memory” K.Osada, T.Kawahara ... IEE Custom Integrated Circuits Conference 2005
- [8] “Chalcogenide Phase Change Memory, Scalable NVM for the Next Decade?” Robero Bez, STMicroelectronics & Greg Atwood Intel Cooperation, IEEE 2006
- [9] “Future Memory Devices” Andreas Hurner, Indo German Winter Academy 2008
- [10] M.N. Kozicki ... “Programmable Metallization Cell Based on Ag-Ge-S and Cu-Ge-S Solid Electrolytes”, Arizona State Univeristy, IEEE 2005
- [11] “A Scalable, Low-Power, Non-Volatile Memory Technology Based on a Solid State Electrolyte” Michael Kund, Qimonda
- [12] “Future Memory Devices” Andreas Hurner, Indo German Winter Academy 2007



References contd ...

Advanced MRAM Concepts James M. Daughton, NVE Corporation
Organic Materials for High-Density Non-Volatile Memory Applications R.Sezi, A. Walter ...
D. C. Wordledge, Single Domain model for toggle MRAM, IBM, 2006
Future Memory Technologies Won-Seong Lee Samsung Electronics
New Highly Scalable 3 Dimensional Chain FeRAM Cell with Vertical Capacitor
N.Nagel, R. Bruchhaus, K. Hornik ...
Mechanism for bistability in organic memory elements L.D.Bozanom, B.W.Kean
Organic electrically bistable materials for non-volatile memory applications
A.Pirovano, R.Sotgiu ... (Science Direct)
Operation of single transistor type ferroelectric random access memory S.I.Shim, S.I.Kim ...
Process Technologies for the Integration of High Density Phase Change RAM
G.T.Jeong, Y.N Hwang, S.H.Lee ...



Acknowledgments

Thanks to IITs, FAU for the wonderful opportunity

Thanks to Prof. Heiner Ryssel and Prof. DasGupta for their guidance





Thank You

Questions ?



Appendix


Ferroelectric RAM (FeRAM)



Ferroelectric RAM (FeRAM)

Principle: *Storing information as remnant polarization of a ferroelectric film.*

- Based on ferroelectric crystals exhibiting a spontaneous polarization based on applied electric field
- The constituent ions have two stable states each of which give rise to a different polarization




Most commonly used structure : perovskite-type (ABO_3)

FeRAM 1T-1C Cell



- Ferroelectric film between two electrodes of a capacitor. prepared using thin film technology. It is made using conventional CMOS process flow.
- Ferroelectric capacitor addressed by the transistor
- Read and write using voltage pulses

Writing : Positive or negative voltage applied across the film depending on “0” or “1” to be written

Reading : Transient current behavior depends on change on total charge which depends on whether the film was switched or not (destructive read)




FeRAM Contd ...



1T Ferroelectric FET

- Another approach is to replace gate oxide of a normal MOSFET by a ferroelectric capacitor
- Writing is similar to that of a flash cell
- Reading by sensing drain-source current



FeRAM Characteristics


- Non volatile memory, high speed, low cost, low power
- Good compatibility with existing IC technology
- High endurance to multiple read-write operations
- Reliability has to be ensured for future success.

- Three failure mechanisms

Polarization Fatigue

Due to continuous read/write operations

Flatter hysteresis loop, reduced remnant polarization





FeRAM Contd ...

Retention Loss

Remnant polarization decreases with time

Imprint

Capacitor has the tendency to prefer a state in which it has been stored for extended periods of time



FeRAM Current Status

- 128Mb prototype on 130nm process by Toshiba having read-write speeds of 1.6 GBps
 - Commercial product soon




Fig: Toshiba FeRAM prototype

- Lot of research going on in academia and industry.
- Leading companies are : Toshiba, STMicroelectronics, TI, Matsushita, Fujitsu and Ramtron