Document Title

512K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	July 30, 1999	Preliminary

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to yourquestions about device. If you have any questions, please contact the SAMSUNG branch offices.



512K x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

• Process Technology: Full CMOS

• Organization: 512K x16

• Power Supply Voltage: 2.3~2.7V

• Low Data Retention Voltage: 1.5V(Min)

• Three state output and TTL Compatible

• Package Type: 48-FBGA-8.00x12.00

GENERAL DESCRIPTION


The KM616FS8110 families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

			_	Power Dissipation		
Product Family	Operating Temperature	Vcc Range	Speed	Standby (ISB1, Typ.)	Operating (Icc1, Max)	PKG Type
KM616FS8110I	Industrial(-40~85°C)	2.3~2.7V	70¹)/85ns	0.5μΑ	3mA	48-FBGA-8.00x12.00

^{1.} The parameter is measured with 30pF test load.


PIN DESCRIPTION



48-FBGA: Top View (Ball Down)

Name	Function	Name	Function
CS ₁ , CS ₂	Chip Select Inputs	Vcc	Power
ŌĒ	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A18	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	DNU	Do Not Use

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)							
Part Name	Function						
KM616FS8110FI-7	48-FBGA, 70ns, 2.5V						
KM616FS8110FI-8	48-FBGA, 85ns, 2.5V						

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	LB	UB	I/O1~8	I/O9~16	Mode	Power
Н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active

^{1.} X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN,VOUT	-0.2 to 3.0	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.6	V
Power Dissipation	Pb	1.0	W
Storage temperature	Тѕтс	-55 to 150	°C
Operating Temperature	Та	-40 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.3	2.5	2.7	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	2.0	-	Vcc+0.2 ²⁾	V
Input low voltage	VIL	-0.2 ³⁾	-	0.6	V

- Note:
 1. Ta=-40 to 85°C, otherwise specified
- 2. Overshoot: Vcc+1.0V in case of pulse width ≤20ns.
- 3. Undershoot: -1.0V in case of pulse width ≤20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE1) (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Cio	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Input leakage current	ILI	Vin=Vss to Vcc	-1	-	1	μΑ
Output leakage current	llo	CS1=VIH, CS2=VIL or OE=VIH or WE=VIL, VIO=Vss to Vcc	-1	-	1	μΑ
Operating power supply current	Icc	IIO=0mA, CS1=VIL, CS2=VIH, WE=VIH, VIN=VIH or VIL	-	-	2	mA
Average operating current		Cycle time=1µs, 100%duty, Iıo=0mA, CS1≤0.2V, CS2≥Vcc-0.2V, Vın≤0.2V or Vın≥VCC-0.2V	-	-	3	mA
Average operating content		Cycle time=Min, Iio=0mA, 100% duty, CS1=VIL, CS2=VIH, VIN=VIL or VIH		-	30	mA
Output low voltage	Vol	IoL = 2.1mA			0.4	V
Output high voltage	Voн	IOH = -1.0mA	2.0			V
Standby Current(TTL)	Isb	CS ₁ =VIH, CS ₂ =VIL, Other inputs=VIH or VIL	-	-	0.3	mA
Standby Current(CMOS)	ISBI	CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or CS2≤0.2V(CS2 controlled), Other inputs=0~Vcc	-	0.5	201)	μА


^{1.} Super low power product= $10\mu A$ with special handling.



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.2 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage:1.1V
Output load(see right): CL=100pF+1TTL
CL=30pF+1TTL



- 1. Including scope and jig capacitance
- 2. $R_1=3070\Omega$, $R_2=3150\Omega$
- 3. Vтм =2.3V

AC CHARACTERISTICS (Vcc=2.3~2.7V, TA=-40 to 85°C)

				Spee	d Bins		
Parameter List		Symbol	70)ns	85	ins	Units
			Min	Max	Min	Max	
	Read cycle time	trc	70	-	85	-	ns
	Address access time	tAA	-	70	-	85	ns
	Chip select to output	tCO1, tCO2	-	70	-	85	ns
	Output enable to valid output	toe	-	35	-	40	ns
	LB, UB valid to data output	tва	-	70	-	85	ns
Read	Chip select to low-Z output	tLZ1, tLZ1	10	-	10	-	ns
Read	Output enable to low-Z output	toLz	5	-	5	-	ns
-	LB, UB enable to low-Z output	tBLZ	10	-	10	-	ns
	Output hold from address change	tон	10	-	15	-	ns
	Chip disable to high-Z output	tHZ1, tHZ1	0	25	0	25	ns
	OE disable to high-Z output	tonz	0	25	0	25	ns
	UB, LB disable to high-Z output	tBHZ	0	25	0	25	ns
	Write cycle time	twc	70	-	85	-	ns
	Chip select to end of write	tcw1, tcw2	60	-	70	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	60	-	70	-	ns
	Write pulse width	twp	55	-	60	-	ns
Write	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	25	0	25	ns
	Data to write time overlap	tow	30	-	35	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns
	LB, UB valid to end of write	tвw	60	-	70	-	ns

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	Vdr	CS 1≥Vcc-0.2V ¹⁾	1.5	-	2.7	V
Data retention current	IDR	Vcc=1.5V, CS 1≥Vcc-0.2V ¹⁾	-	0.5	6 ²⁾	μΑ
Data retention set-up time	tsdr	See data retention waveform	0	-	-	ms
Recovery time	trdr	See data retention wavelonii	tRC	-	-	1113


^{1.} $\overline{CS}_1 \ge Vcc-0.2V$, $CS_2 \ge Vcc-0.2V$ (\overline{CS}_1 controlled) or $CS_2 \ge Vcc-0.2V$ (CS_2 controlled).

^{2.} Super low power product= $4\mu A$ with special handling.




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}1=\overline{OE}=V_{IL}$, $\overline{CS}2=\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)






TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low $\overline{CS}1$ and low \overline{WE} . A write begins when $\overline{CS}1$ goes low and \overline{WE} goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when $\overline{CS}1$ goes high and \overline{WE} goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the CS1 going low to end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end or write to the address change, twn applied in case a write ends as $\overline{CS}1$ or \overline{WE} going high.

DATA RETENTION WAVE FORM









PACKAGE DIMENSION

Unit: millimeters


48 BALL FINE PITCH BGA(0.75mm ball pitch)






Side View





	Min	Тур	Max
Α	-	0.75	-
В	7.90	8.00	8.10
B1	-	3.75	-
С	11.90	12.00	12.10
C1	-	5.25	-
D	0.30	0.35	0.40
Е	-	1.10	1.20
E1	-	0.85	-
E2	0.20	0.25	0.30
Υ	-	-	0.08



Notes.

- 1. Bump counts: 48(8row x 6column)
- 2. Bump pitch : $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are +/-0.050 unless otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)

