## Course: EE787 - Memory Design and Testing Department of Electrical Engineering Indian Institute of Technology, Delhi

## Major Test, Winter Semester, Session 2010-2011 Date: 7th May, 2011

Max Marks: 40

All 4 questions are to be answered Time allowed: 90 mins.

		and the second s		
1)	Following questions are to be answered in brief, preferably in point form. Verbose			
	answet	answers will possibly attract penalty.		
	, A.	Why are sense amplifiers located between memory array and column of	(2)	
		not between row decoder and memory array	(2)	
What are the main differences between the following two possibil			OI	
		embedded DRAM on a logic chip:		
		Case 1. Use a trench capable process.	(2)	
		:: Case 2. Use a regular process with poly-caps as storage capacit	ors.	
Imagine the part of a cache controller that is responsible for transferring data from				
the main DRAM to a local SRAM cache line. The cache line width is a multiple			multiple	
		of the memory bus width. Which property of SDRAMs (SDR or DDR)	) helps in	
		this cituation and why?	(2)	
		When is the maximum memory access bandwidth of a 64bit wide, 2001	MHz DDR	
	u.	SDRAM with the following access latencies:(3-2-2.5-0.5)(block select	- row	
		decode – column decode – burst cycle)? What is the typical memory a	ccess	
		bandwidth when a new random address is periodically applied after 4	words read?	
		bandwidth when a new random address is periodically appearance.	(2)	
	_/	Which RAM-type do you select for		
- April - Apri	1	i. a network processor with 4GByte of memory		
		the state of the s	access freq.	
		ii. a single-chip search engine with a table size of 1024x1024 oit,	(2)	
		of 300MHz required	(-)	
2) Consider a DRAM with 2Mb storage and data I/O DQ x2. The array is configured as 8			ured as 8	
2)	Consider a DRAM with 2000 storage and data 10 DQ A2. The			
	blocks	of 256Kb each. (1024 rows, 512 columns, folded bitline)	(1)	
	a.	How many I/O lines are needed the array?	) flach	
	b.	How big is a page of data? (Recall the definition of a page from NANI	) Hazir	
		context)	(1)	
	c.	Sketch a decoding scheme. Show only the block schematic with bus w	idins etc.	
			(2)	
	d.	Assume 3 bits is globally decoded and others are locally decoded. How	v many	
		those hit needed to be routed to each array?	(1)	
	e.	Draw the floorplan of the array and show the routing of the address, d	ata and key	
		control signals.	(3)	
	f.	Draw the gate level schematic of the block address decoder.	(2)	
	**			
3)	Consid	er the folded-area DRAM core architecture in figure 1.		
,	9.	What problems do you foresee in the sensing scheme? Would the problem the	e mitigated if	
		we put many sense enable transistors instead of one	(3)	
	b.	Denvide the costs level design of the column decode	(4)	
	c.	Outline any problems you see in the signal levels of the I/O and I/O complet	nent lines.	
	-	Provide a solution to the problem	(3)	