

Fig: Schematic of Inverter




Fig: Symbol of Inverter




Fig: Test Circuit of Inverter




Fig: Layout of Inverter




Fig: Output of Inverter




Fig: Schematic of NAND gate




Fig: Symbol of NAND gate




Fig: Test Circuit of NAND gate




Fig: Layout of NAND gate




Fig: Output of NAND gate




Fig: Schematic of CS amplifier




Fig: Symbol of CS amplifier




Fig: Test circuit of CS amplifier




Fig: Layout of CS amplifier




Fig: Output of CS amplifier




Fig: Schematic of Op-Amp




Fig: Symbol of Op-Amp




Fig: Test Circuit of Op-Amp








Fig: Output of Op-Amp


Name ••	♦▼ Cursor ♦▼	0	10,000ps	20,000ps	30,000ps	40,000ps	50,000ps	sd000,09	20,000ps	sd000,08	sd000,08	100,000ps	110,000ps	120,00
சு <b>ீந்</b> a[31:0]	ъ ооооооо	00000000												
🗗 📭 b[31:0]	h PFFFFFF	ASSESSA												
中 · 「「」 (12:0)	ъ 7	×	0	(1	(2	(3	4	5)	9 (	)(7				
(D) (S) (A) (D)	, в жжжжжж	XXXXXXX	00000000	annenna)		10000000	00000000	ASSESSE	00000000)	жжжжжж				











Name Oursor Ov	0 -4	10,000ps	50,000ps	30,000,0s	40,000ps	\$d000'05	sd000'09	sd000°02	sd000'08	30,000,08
(0:15ਵਿ <mark>ਘ</mark> ੁਸ਼ਾਜ਼ੀ	ъ 00000000 000000000 ч									
	'h FFFFFFF									
T. 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	×	0	(1	)(2	3	(4	(5	9)	(2	
T.	XXXXXXX XXXXXXX	00000000	PPFFFFF		00000001	00000000	FFFFFF	00000000)	ххххххх	
6										