

Fig: Schematic of Inverter





Fig: Symbol of Inverter



Transient Response  
Name Vis




Fig: Output of Inverter




Fig: Schematic of NAND gate




Fig: Symbol of NAND gate




Fig: Test Circuit of NAND gate




Fig: Layout of NAND gate



# Transient Response

Name Vis

■ *r*

Vis

■ */net2*

Vis

■ */net1*

Vis




Fig: Output of NAND gate




Fig: Schematic of CS amplifier




Fig: Symbol of CS amplifier




Fig: Test circuit of CS amplifier





Fig: Layout of CS amplifier



## AC Response



## Markers

Fig: Output of CS amplifier




Fig: Schematic of Op-Amp




Fig: Symbol of Op-Amp




Fig: Test Circuit of Op-Amp





Fig: Output of Op-Amp



Name

clk

d

q

qb

Cursor

1

1

1

0

