COMPUTER ORGANIZATION

SINGLE BUS ORGANIZATION

ALU and all the registers are interconnected via a Single Common Bus (Figure 7.1).

• Data & address lines of the external memory-bus is connected to the internal processor-bus via MDR & MAR respectively. (MDR→ Memory Data Register, MAR → Memory Address Register).

MDR has 2 inputs and 2 outputs. Data may be loaded

→ into MDR either from memory-bus (external) or

→ from processor-bus (internal).

· MAR's input is connected to internal-bus;

MAR's output is connected to external-bus.

• Instruction Decoder & Control Unit is responsible for

ightarrow issuing the control-signals to all the units inside the processor.

→ implementing the actions specified by the instruction (loaded in the IR).

Register R0 through R(n-1) are the Processor Registers.

The programmer can access these registers for general-purpose use.

- Only processor can access 3 registers Y, Z & Temp for temporary storage during program-execution. The programmer cannot access these 3 registers.
- 1) 'A' input gets the operand from the output of the multiplexer (MUX). 2) 'B' input gets the operand directly from the processor-bus. · In ALU,

There are 2 options provided for 'A' input of the ALU.

- MUX is used to select one of the 2 inputs.
- · MUX selects either
 - output of Y or
 - \rightarrow constant-value 4(which is used to increment PC content).




Figure 7.1 Single-bus organization of the datopath Inside a processor.

- An instruction is executed by performing one or more of the following operations:
 - 1) Transfer a word of data from one register to another or to the ALU.
 - 2) Perform arithmetic or a logic operation and store the result in a register.
 - 3) Fetch the contents of a given memory-location and load them into a register.
 - 4) Store a word of data from a register into a given memory-location.
- Disadvantage: Only one data-word can be transferred over the bus in a clock cycle.

Solution: Provide multiple internal-paths. Multiple paths allow several data-transfers to take place in parallel.

COMPUTER ORGANIZATION

EXECUTION OF A COMPLETE INSTRUCTION

- Consider the instruction Add (R3),R1 which adds the contents of a memory-location pointed by R3 to register R1. Executing this instruction requires the following actions:
 - 1) Fetch the instruction.
 - 2) Fetch the first operand.
 - 3) Perform the addition &
 - 4) Load the result into R1.

Step	Action
1	PCout, MARin, Read, Select4, Add, Zin
2	Zout, PCin, Yin, WMFC
3	MDR _{out} , IR _{in}
4	R3 _{out} , MAR _{in} , Read
5	Rlout, Yin, WMFC
6	MDR _{out} , SelectY, Add, Zin
7	Zout, R1fm, End

Instruction execution proceeds as follows:

Step1--> The instruction-fetch operation is initiated by

→ loading contents of PC into MAR &

→ sending a Read request to memory.

The Select signal is set to Select4, which causes the Mux to select constant 4. This value is added to operand at input B (PC's content), and the result is stored in Z.

Step2--> Updated value in Z is moved to PC. This completes the PC increment operation and PC will now point to next instruction.

Step3--> Fetched Instruction is moved into MDR and then to IR.

The step 1 through 3 constitutes the Fetch Phase.

At the beginning of step 4, the instruction decoder interprets the contents of the IR. This enables the control circuitry to activate the control-signals for steps 4 through 7.

The step 4 through 7 constitutes the Execution Phase.

Step4--> Contents of R3 are loaded into MAR & a memory read signal is issued.

Step5--> Contents of R1 are transferred to Y to prepare for addition.

Step6--> When Read operation is completed, memory-operand is available in MDR, and the addition is performed.


Step7--> Sum is stored in Z, then transferred to R1. The End signal causes a new instruction fetch cycle to begin by returning to step1.

MULTIPLE BUS ORGANIZATION

- Disadvantage of Single-bus organization: Only one data-word can be transferred over the bus in a clock cycle. This increases the steps required to complete the execution of the instruction Solution: To reduce the number of steps, most processors provide multiple internal-paths. Multiple paths enable several transfers to take place in parallel.
- As shown in fig 7.8, three buses can be used to connect registers and the ALU of the processor.
- · All general-purpose registers are grouped into a single block called the Register File.
- · Register-file has 3 ports:
 - 1) Two output-ports allow the contents of 2 different registers to be simultaneously placed on buses A & B.
 - 2) Third input-port allows data on bus C to be loaded into a third register during the same clock-cycle.
- Buses A and B are used to transfer source-operands to A & B inputs of ALU.
- The result is transferred to destination over bus C.
- · Incrementer Unit is used to increment PC by 4.

Step	Action								
1	PCout, R=B, MARin, Read, IncPC								
2	WMFC								
3	MDR _{outH} , R=B, IR _{in}								
4	R4outA, R5outH, ScleetA, Add, R6in, End								
Figure 7	.9 Control sequence for the instruction Add R4,R5,R6								

- · Instruction execution proceeds as follows:
- Step 1--> Contents of PC are
 - → passed through ALU using R=B control-signal &
 - → loaded into MAR to start memory Read operation. At the same time, PC is incremented by 4.
- Step2--> Processor waits for MFC signal from memory.
- Step3--> Processor loads requested-data into MDR, and then transfers them to IR.
- Step4--> The instruction is decoded and add operation takes place in a single step.



5-8

COMPLETE PROCESSOR

• This has separate processing-units to deal with integer data and floating-point data.

Integer Unit → To process integer data. (Figure 7.14).

Floating Unit → To process floating -point data.

• Data-Cache is inserted between these processing-units & main-memory.


The integer and floating unit gets data from data cache.

- · Instruction-Unit fetches instructions
 - → from an instruction-cache or
 - → from main-memory when desired instructions are not already in cache.
- · Processor is connected to system-bus &

hence to the rest of the computer by means of a Bus Interface.

- Using separate caches for instructions & data is common practice in many processors today.
- A processor may include several units of each type to increase the potential for concurrent operations.
- The 80486 processor has 8-kbytes single cache for both instruction and data.

Whereas the Pentium processor has two separate 8 kbytes caches for instruction and data.



Note:

To execute instructions, the processor must have some means of generating the control-signals. There are two approaches for this purpose:

1) Hardwired control and 2) Microprogrammed control.

HARDWIRED CONTROL

- Hardwired control is a method of control unit design (Figure 7.11).
- The control-signals are generated by using logic circuits such as gates, flip-flops, decoders etc.
- Decoder/Encoder Block is a combinational-circuit that generates required control-outputs depending on state of all its inputs.
- · Instruction Decoder
 - > It decodes the instruction loaded in the IR.
 - > If IR is an 8 bit register, then instruction decoder generates 28(256 lines); one for each instruction.
 - > It consists of a separate output-lines INS, through INS, for each machine instruction.
 - > According to code in the IR, one of the output-lines INS, through INS, is set to 1, and all other lines are set to 0.
- Step-Decoder provides a separate signal line for each step in the control sequence.
- · Encoder
 - > It gets the input from instruction decoder, step decoder, external inputs and condition codes.
 - > It uses all these inputs to generate individual control-signals: Yin, PCout, Add, End and so on.
 - > For example (Figure 7.12), $Z_{ln}=T_1+T_6.ADD+T_4.BR$

; This signal is asserted during time-slot T_1 for all instructions.

during T6 for an Add instruction.

during T4 for unconditional branch instruction

- When RUN=1, counter is incremented by 1 at the end of every clock cycle.
 When RUN=0, counter stops counting.
- After execution of each instruction, end signal is generated. End signal resets step counter.
- Sequence of operations carried out by this machine is determined by wiring of logic circuits, hence the name "hardwired".
- · Advantage: Can operate at high speed.
- · Disadvantages:
 - 1) Since no. of instructions/control-lines is often in hundreds, the complexity of control unit is very high.
 - 2) It is costly and difficult to design.
 - 3) The control unit is inflexible because it is difficult to change the design.




Figure 7.11 Separation of the decoding and encoding functions.




Figure 7.12 Generation of the Z_{ie} control signal

	S MICROPROGRAMMED CONTR	OL							
Attribute	Hardwired Control	Microprogrammed Control							
Definition	Hardwired control is a control mechanism to generate control-signals by using gates, flip-flops, decoders, and other digital circuits.	Micro programmed control is a control mechanism to generate control-signals							
Speed	Fast	Slow							
Control functions	Implemented in hardware.	Implemented in software.							
Flexibility	Not flexible to accommodate new system specifications or new instructions.	More flexible, to accommodate new system specification or new instructions redesign is required.							
Ability to handle large or complex instruction sets	Difficult.	Easier.							
Ability to support operating systems & diagnostic features	Very difficult.	Easy.							
Design process	Complicated.	Orderly and systematic.							
Applications	Mostly RISC microprocessors.	Mainframes, some microprocessors.							
Instructionset size	Usually under 100 instructions.	Usually over 100 instructions.							
ROM size		2K to 10K by 20-400 bit microinstructions.							
Chip area efficiency	Uses least area.	Uses more area.							
Diagram	Status information Control signals †††††† State register	Status Control storage address register Control signals †††††† Microinstruction register † Control storage							

COMPUTER ORGANIZATION

MICROPROGRAMMED CONTROL

Microprogramming is a method of control unit design (Figure 7.16).

Control-signals are generated by a program similar to machine language programs.

Control Word(CW) is a word whose individual bits represent various control-signals (like Add, PC_{in}).

Each of the control-steps in control sequence of an instruction defines a unique combination of 1s &

 Individual control-words in microroutine are referred to as microinstructions (Figure 7.15). Os in CW.

 A sequence of CWs corresponding to control-sequence of a machine instruction constitutes the microroutine.

 The microroutines for all instructions in the instruction-set of a computer are stored in a special memory called the Control Store (CS).

 Control-unit generates control-signals for any instruction by sequentially reading CWs of corresponding microroutine from CS.


μPC is used to read CWs sequentially from CS. (μPC→ Microprogram Counter).

• Every time new instruction is loaded into IR, o/p of Starting Address Generator is loaded into µPC.

Then, µPC is automatically incremented by clock;

causing successive microinstructions to be read from CS.

Hence, control-signals are delivered to various parts of processor in correct sequence.



re 7.16 Basic organization of a microprogrammed control unit.

Micro -	 PC	PCount	MAR	Read	MDR	IRin	Yin	Select	Add	Z.	Zon	Rlant	R14s	R3,per	WMFC	End	**
1	0	11	1	1	0	0	0	1	1	1	0	0	0	0	0	0	dalleto
2	1	0	10	0	0	0	1	0	0	0	1	0	0	10	1	0	to complete
3	10	10	0	0	1	1	a	n	0	0	0	0	0	0	0	0	STREET,

Figure 7.15 An example of microinstructions for Figure 7.6.

Advantages

- · It simplifies the design of control unit. Thus it is both, cheaper and less error prone implement.
- Control functions are implemented in software rather than hardware.
- The design process is orderly and systematic.
- · More flexible, can be changed to accommodate new system specifications or to correct the design errors quickly and cheaply.
- Complex function such as floating point arithmetic can be realized efficiently.

Disadvantages

- A microprogrammed control unit is somewhat slower than the hardwired control unit, because time is required to access the microinstructions from CM.
- The flexibility is achieved at some extra hardware cost due to the control memory and its access circuitry.