
cse5441 - parallel computing

cache
management
part two



thrashing

<u>example</u>	<u>m</u>	<u>C</u>	<u>B</u>	<u>E</u>	<u>S</u>	<u>t</u>	<u>s</u>	<u>b</u>
6	32	1024	32	1	32	22	5	5

```
let @x[256] = AAAA0000

@y[256] = AAAA0400

sizeof(float) = 4 bytes
```

sum is in a register

```
float dotprod (float x[256], float y[256])
{
    float sum = 0.0;
    int i;

    for (i = 0; i < 256; i++)
      {
        sum += x[i]*y[i];
    }
    return sum;
}</pre>
```

OSU CSE 5441

set-associative cache

example

```
example
                                                                     <u>B</u>
                                                                                       <u>E</u>
                                                                                                          <u>S</u>
                                                                                                                         <u>t</u>
                                                                                                                                                    <u>b</u>
                             <u>m</u>
     7
                            32
                                               2048
                                                                     32
                                                                                        2
                                                                                                          32
                                                                                                                        22
                                                                                                                                     5
                                                                                                                                                    5
```

```
let @x[256] = AAAA0000
@y[256] = AAAA0400
```

sizeof(float) = 4 bytes

sum is in a register


```
float dotprod (float x[256], float y[256])
{
    float sum = 0.0;
    int i;

    for (i = 0; i < 256; i++)
      {
        sum += x[i]*y[i];
    }
    return sum;
}</pre>
```

3

set-associative cache


structure



Cache size: $C = B \times E \times S$ data bytes

set - associative cache set selection


■ Use the set index bits to determine the set of interest.



5


set - associative cache line selection on read hit

- scan each cache line in set
 - if valid bit is set
 - if tag matches
 - cache hit



set - associative cache line selection on read miss

- scan each cache line in set, determine is a miss
- retrieve from slower memory
- scan for empty line
 - if full, pick a loser






access


J. S. Jones

LRU / LFU

LRU sequential access



LFU equivalent access



<u>problem</u>	<u>m</u>	<u>C</u>	<u>B</u>	<u>E</u>	<u>S</u>	<u>t</u>	<u>s</u>	<u>b</u>
1	64	4096	32	4	32			

```
let @x[1024] = 0...0AAAA0000
    @y[1024] = 0...0AAAA1000

sizeof( float ) = 4 bytes

    sum is in a register
    LRU eviction
```

```
float dotprod (float x[1024], float y[1024])
{
    float sum = 0.0;
    int i;

    for (i = 0; i < 1024; i++)
      {
        sum += x[i]*y[i];
    }
    return sum;
}</pre>
```

what are remaining cache parameters? what is the hit rate for this loop? what is in the cache at the end of loop execution?

set-associative cache

drawbacks

- sum += x[i] * y[i] * z[i]
- cache size
- where to populate new line
- what if the cache is full?
- time to determine a hit

fully associative cache


structure

Cache is an array of sets.

Each set contains one or more lines.

Each line holds a block of data.

S = 1 set



Cache size: $C = B \times E$ data bytes

11

fully associative cache

```
example
                                            \mathsf{C}
                                                              <u>B</u>
                                                                              E
                                                                                               <u>S</u>
                                                                                                                                     <u>b</u>
                                                                                                                       <u>S</u>
                          m
     8
                         32
                                          2048
                                                              32
                                                                              64
                                                                                                            27
                                                                                                                                     5
                                                                                                1
                                                                                                                       0
```

```
let @x[256] = AAAA0000
@y[256] = AAAA0400
```

sizeof(float) = 4 bytes

sum is in a register

```
float dotprod (float x[256], float y[256])
{
    float sum = 0.0;
    int i;

    for (i = 0; i < 256; i++)
      {
        sum += x[i]*y[i];
    }
    return sum;
}</pre>
```

... and so forth ...

12

```
        problem
        m
        C
        B
        E
        S
        t
        s
        b

        8
        32
        2048
        32
        64
        ?
        ?
        ?
        ?
        ?
```

```
let @x[1024] = 0...0AAAA0000

@y[1024] = 0...0AAAA1000

@z[1024] = 0...0AAAA2000

sizeof( float ) = 4 bytes

sum is in a register

LRU eviction
```

what are remaining cache parameters? what is the hit rate for this loop? what is in the cache at the end of loop execution?

```
        problem
        m
        C
        B
        E
        S
        t
        s
        b

        8
        32
        2048
        32
        2
        ?
        ?
        ?
        ?
        ?
```

```
let @x[1024] = 0...0AAAA0000
    @y[1024] = 0...0AAAA1000
    @z[1024] = 0...0AAAA2000

sizeof( float ) = 4 bytes

    sum is in a register
    LRU eviction
```

what are remaining cache parameters? what is the hit rate for this loop? what is in the cache at the end of loop execution?

```
problem
                                               E
                                      В
                                                          <u>S</u>
                                                                  <u>t</u>
                                                                                 <u>b</u>
                                                                         S
                m
   8
               32
                         2048
                                      32
                                                4
                                                           ?
                                                                  ?
                                                                         ?
                                                                                 ?
```

```
let @x[512] = 0...0AAAA0000
    @y[512] = 0...0AAAA1000
    @z[512] = 0...0AAAA2000

sizeof( float ) = 4 bytes

    sum is in a register
    LRU eviction
```

what are remaining cache parameters? what is the hit rate for this loop? what is in the cache at the end of loop execution?

set associative cache

example

problem	<u>m</u>	<u>C</u>	<u>B</u>	<u>E</u>	<u>S</u>	<u>t</u>	<u>s</u>	<u>b</u>	
1	64	4096	32	4	32	54	5	5	

```
let @x[1024] = 0...0AAAA0000

@y[1024] = 0...0AAAA1000

@z[1024] = 0...0AAAA2000

sizeof(float) = 4 bytes

sum is in a register

LRU eviction
```

```
for each set:
line 1
line 2
line 3
line 4
```

X	У	Z	Z	X	У	Z	Z
у	Z	Z	x	у	Z	Z	x
z	Z	X	у	y z	Z	Х	у
-	Х	У	Z	Z	Х	у	z

fully associative cache

drawbacks

- more complex and expensive logic (compared to DMC)
- increased controller logic may slow low-level cache access times
- increased scan lengths may slow low-level cache access times
- preserving access times may decrease feasible cache size
- totally unnecessary for many common access patterns

cache associativity

summary

		Direct Mapped	N-way Set Associative	Fully Associative	
*	Cache Size	Big	Medium	Small	
	Compulsory Miss	Same	Same	Same	
	Conflict Miss	High	Medium	Zero	
	Capacity Miss	Low	Medium	⊭ High	
*	Access Time	Fast	Medium	Slow	

cache management - part two

cache properties


OSU CSE 5441

simplified cache implementation size

cache "size" = S x E x B bytes


cache
"implementation size"


```
= S x E x
( 1 +
    t +
    8B +
    ε
)
bits
```



20

cache writes





21

unification and sharing

cache content


- split instruction and data caches
- unified cache

cache access

- private cache
- shared cache

affects of cache size parameters

generalization



cache management - part two

cache performance metrics

overall cache performance

Average Memory Access Time (AMAT)

hit time cycles to complete detection and

transfer of a cache hit

prob_miss miss probability % time for cache miss

t hit

penalty_miss miss penalty additional cycles incurred to process

a cache miss

overall cache performance

- reduce hit time
- reduce miss penalty
- reduce miss rate

OSU CSE 5441

overall cache performance

single-level cache

- L1\$ hits in 1 cycle, with 80% hit rate
- main memory hits in 1000 additional cycles

$$AMAT = 1 + (1-.8)(1000)$$
$$= 201$$

- L1\$ hits in 1 cycle, with 85% hit rate
- main memory hits in 1000 additional cycles

$$AMAT = 1 + (1-.85)(1000)$$

= 151

overall cache performance

multi-level cache

- L1\$ hits in 1 cycle, with 50% hit rate
- L2\$ hits in 10 cycles, with 75% hit rate
- L3\$ hits in 100 cycles, with 90% hit rate
- main memory hits in 1000 cycles

$$AMAT_1 = 1 + (1-.5)(AMAT_2)$$

$$= 1 + (1-.5)(10 + (1-.75)(AMAT_3))$$

$$= 1 + (1-.5)(10 + (1-.75)(100 + (1-.9)(AMAT_m)))$$

$$= 1 + (1-.5)(10 + (1-.75)(100 + (1-.9)(1000)))$$

$$= 31$$

overall cache performance

- L1\$ hits in 1 cycle, with 25% hit rate
- L2\$ hits in 6 cycles, with 80% hit rate
- L3\$ hits in 60 cycles, with 95% hit rate
- main memory hits in 1000 cycles

$$AMAT_1 = ??$$

overall cache performance

- L1\$ hits in 1 cycle, with 70% hit rate
- L2\$ hits in 20 cycles, with 70% hit rate
- L3\$ hits in 200 cycles, with 70% hit rate
- main memory hits in 1000 cycles

$$AMAT_1 = ??$$

cache management - part two

cache friendly code

writing cache-friendly code

- maximize spatial locality in data organization
- maximize spatial locality in data access
- maximize temporal locality
- engineer access strides
- padding
- blocking / tiling
- computational structure (ordered fetching)

spatial locality in data organization

```
struct part_type
  int
           id;
  int
           value;
  int
           supplier_id[MAX_SUPPLIER];
  blob
           image;
} parts[MAX_PARTS];
```

spatial locality in data access

A

```
for (int i = 0; i < N; i++)
{
    for (int j = 0; j < N; j++)
    {
       sum[j] += matrix[j][i]
    }
}</pre>
```

В

```
for (int i = 0; i < N; i++)
{
    for (int j = 0; j < N; j++)
    {
        sum[i] += matrix[i][j]
    }
}</pre>
```

temporal locality

B

```
for (int i = 0; i < cols; i++)
{
   for (int j = 0; j < rows; j++)
   {
      sum[i] += matrix[i][j]
   }
}</pre>
```

access strides

```
int a[size], b[size], c[size];
for (int i = 0; i < size; i++)
{
    a[i] = b[i] + c[i];
}</pre>
```

```
let size = 2048
sizeof(int) = 4
direct mapped cache,
   m = 32
   B = 32
   S = 64
   (E = 1)
```

padding

```
int a[pSize], b[pSize], c[pSize];
for (int i = 0; i < size; i++)
{
    a[i] = b[i] + c[i];
}</pre>
```

```
let size = 2048
sizeof(int) = 4
direct mapped cache,
m = 32
B = 32
S = 64
(E = 1)
```

```
let pSize = size + B/4 = 2056
sizeof(int) = 4
direct mapped cache,
m = 32
B = 32
S = 64
(E = 1)
```

blocking / tiling

note border condition is finessed ...

```
float A [1024] [1024], R [1024], C [1024] for (i = 0; i < 1024; i++) for (j = 0; j < 1024; j++)

R[i] += A[i][j]
C[i] -= A[i][j]
many other computations ...
```

```
float A [1024] [1024], R [1024], C [1024]

for (i = 0; i < 1024; i++)

for (jb = 0; jb < 1024; jb += 4)

for (j = 0; j < 4; j++)

R[i] += A[i][jb+j]

C[i] += A[i][jb+j]

many other computations ...
```

JSU CSE 5441

ordered fetching

approach A:

declare large data structure A initialize large data structure A

declare large data structure B initialize large data structure B

declare large data structure C initialize large data structure C

.

•

.

compute A compute B compute C

approach B:

declare large data structure A initialize large data structure A compute A

.

.

.

declare large data structure B initialize large data structure B compute B

.

.

.

declare large data structure C initialize large data structure C compute C

cse5441 - parallel computing

cache
management
part two

