PRODUCT SPECIFICATION FOR LCD MODULE

Revision: <u>00</u>

Model No: <u>WK80028</u>

Module Type: COG+FPC+B/L

APPROVED SIGNATURE

- □ Approved Product Specification only
- Approved Product Specification and Samples

Prepared By	Checked By	Approved By
陈潇潇	雷新金	侯育博



1. General Description	3
2. Physical Features	
3. Mechanical Specification	3
4. Outline Dimension	4
5. Absolute Maximum Ratings	5
6. Electrical Characteristics	6
7. Module Function Description	7
8. Backlight Characteristics	17
9. Electro-Optical Characteristics	18
10. Reliability	20
11. Inspection Standards	21
12. Precautions For Using LCD Modules	27
13 Records Of Version	29



1. General Description

WK80028 is a transmissive type a-Si TFT-LCD (amorphous silicon thin film transistor liquid crystal display) module, which is composed of a TFT-LCD panel, a driver circuit and a backlight unit. The panel size is 8.0 inch and the resolution is 800(RGB)*1280, the panel can display up to 16M colors.

2. Physical Features


Display Mode	TFT-LCD Module				
	Active matrix TFT, Transmissive type				
Display Format	Graphic 800×RGB×1280 Dot-matrix				
Input Data	MIPI				
Viewing Direction	Free				

3. Mechanical Specification

Item	Contents	Unit
Module size (W×H×T)	114.70 × 184.20× 2.70	mm
Number of dots	800(RGB) × 1280	
Active area (W×H)	107.64×172.22	mm



4. Outline Dimension





5. Absolute Maximum Ratings

Item	Symbol	Min	Max	Unit	Remark
Interface Supply Voltage	IOVCC	-0.3	3.6	V	Note1
Analog Power Supply Voltage	VCI	-0.3	6.6	V	

Remark:

Note1: IOVCC, VSSD must be maintained.

To make sure IOVCC ≥ VSSD. To make sure VCI≥ AVSS.



6. Electrical Characteristics


6.1 Typical Operation Conditions


Item		Symbol	Rating		Unit	Remark	
		Symbol	Min	Тур	Max	Ullit	Кетагк
Interface Supply Voltage	Logic	IOVCC	1.65	1.8	3.6	V	
Analog Power Supply Voltage	Analog	VCI	2.5	3.3	6.0	V	

6.2 TFT-LCD Current Consumption

Item	Symbol	Min	TYP	Max	Unit	Remark
Current For Driver	Поусс	-	TBD	-	mA	
	I vcı	-	TBD	-	mA	


6.3 Power、Signal SequenceIOVCC=VCCH=1.65V ~ 3.6V, VCI=VCIP=2.5V ~ 4.8V.





7. Module Function Description

7-1. Block Diagram Of LCM






PIN	Symbol	Description
NO.		
1	LOGIC-1.8V	Power supply
2	LOGIC-1.8V	Power supply
3	GND	Power ground
4	RST	Reset pin. Setting either pin low initializes the LSI. Must be reset after power is supplied (Must be connected to VSSD or IOVCC).
5	GND	Power ground
6	MIPI_3-	MIPI-DSI Data differential signal input pins. (Data lane 0)
7	MIPI_3+	MIPI-DSI Data differential signal input pins. (Data lane 0)
8	GND	Power ground
9	MIPI_2-	MIPI-DSI Data differential signal input pins. (Data lane 1)
10	MIPI_2+	MIPI-DSI Data differential signal input pins. (Data lane 1)
11	GND	Power ground
12	MIPI_CLK-	MIPI-DSI CLOCK differential signal input pins.
13	MIPI_ CLK +	MIPI-DSI CLOCK differential signal input pins.
14	GND	Power ground
15	MIPI_1-	MIPI-DSI Data differential signal input pins. (Data lane 2)
16	MIPI_1+	MIPI-DSI Data differential signal input pins. (Data lane 2)
17	GND	Power ground
18	MIPI_0-	MIPI-DSI Data differential signal input pins. (Data lane 3)
19	MIPI_0+	MIPI-DSI Data differential signal input pins. (Data lane 3)
20	GND	Power ground
21	PWM_O	Backlight on/off control pin. If use CABC function, the pin can connect to external LED driver IC. The output voltage range=0 to IOVCC.
22	BC-B	NC
23	GND	Power ground
24	LOGIC_3.3V	Power supply
25	LOGIC_3.3V	Power supply
26	VPP	External high voltage pin used in OTP mode and operates at 7.5V. If not used, let it open.
27	LED+	LED Anode
28	LED+	LED Anode
29	LED-	LED Cathode
30	LED-	LED Cathode

7-3. Timing Characteristics High Speed Mode



Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
			4	-	8	ns	4 Lane (Note 2)
DSI-CLK+/-	2xUIINST	Double UI instantaneous	3	-	8	ns	3 Lane (Note 2)
			2.352	-	8	ns	2 Lane (Note 3)
	UIINSTA	UI instantaneous halfs	2	-	4	ns	4 Lane (Note 2)
DSI-CLK+/-	UIINSTA	(UI = UIINSTA =	1.5	-	4	ns	3 Lane (Note 2)
	OIIIVOTB	UIINSTB)	1.176	-	4	ns	2 Lane (Note 3)
DSI-Dn+/-	tDS	Data to clock setup time	0.15x	_	_	ps	
DOI-DITT-	100		UI			ps	
DSI-Dn+/-	tDH	Data to clock hold time	0.15x	-	-	ps	
50151117			UI			P	
DSI-CLK+/-	tDRTCLK	Differential rise time for clock	150	-	0.3xUI	ps	
DSI-Dn+/-	tDRTDATA	Differential rise time for data	150	-	0.3xUI	ps	
DSI-CLK+/-	tDFTCLK	Differential fall time for	150	_	0.3xUI	ps	
23. 32.(1)	.2 02/(clock			5.5X01	,,,	
DSI-Dn+/-	tDFTDATA	Differential fall time for data	150	-	0.3xUI	ps	

- Note 1) Dn = D0, D1, D2 and D3.
- Note 2) Maximum total bit rate is 2Gbps for 24-bit data format, 1.5Gbps for 18-bit data format and 1.33Gbps for 16-bit data format in 3 lanes or 4 lanes application which support to 800RGBx 1280 resolution.
- Note 3) Maximum total bit rate is 1.7Gbps for 24-bit data format, 1.275Gbps for 18-bit data format and 1.13Gbps for 16-bit data format in 2 lanes application which support to 720RGBx1280 resolution.




Rising and fall time on clock and data channel

LP Transmission



深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd

Parameter	Symbol		Values	Unit	Remark	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
DSI CLK frequency(LP)	F _{DSICLK_LP}			10	MHz	
DSI CLK Cycle Time(LP)	tclkc_lp	100			ns	
DSI Data Transfer Rate(LP)	t _{DSIR_LP}			10	Mbps	
15%-85% rise time and fall time	T _{RLP} / T _{FLP}	-	-	35	ns	
30%-85% rise time(from HS to LP)	T _{REOT}	-	-	35	ns	
Pulse width of the LP exclusive-OR clock	t _{LP-PULSE-TX}	50	65	-	ns	
Period of the LP exclusive-OR clock	t _{LP-PRE-TX}	100	130	-	ns	







Low Power Mode

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-D0+	TLPXM	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU (Display Module	50	-	75	ns	Input
DSI-D0+	TLPXD	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module (MPU	50	-	75	ns	Output
DSI-D0+ /-	TTA-SU RED	Time-out before the MPU start driving	TLPX D	-	2xTL PXD	ns	Output
DSI-D0+ /-	TTA-GE TD	Time to drive LP-00 by display module	5xTL PXD	-	-	ns	Input
DSI-D0+ /-	TTA-GO D	Time to drive LP-00 after turnaround request - MPU	4xTL PXD	ı		ns	Output

Bus Turnaround (BAT) from MPU to display module Timing





Bus Turnaround (BAT) from display module to MPU Timing





DSI Bursts


Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Descripti on
		Low Power Mode to Hig	gh Speed Mo	de Timir	ng		
DSI-Dn+/-	TLPX	Length of any low power state period	50	-	•	ns	Input
DSI-Dn+/-	THS-PRE PARE	Time to drive LP-00 to prepare for HS transmission	40+4xUI	-	85+6xUI	ns	Input
DSI-Dn+/-	THS-TER M-EN	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	-	35+4xUI	ns	Input
		High Speed Mode to Lo	w Power Mo	de Timir	ng		
DSI-Dn+/-	THS-SKIP	Time-out at display module to ignore transition period of EoT	40	-	55+4xUI	ns	Input
DSI-Dn+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	-	ns	Input
DSI-Dn+/-	THS-TRAI L	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4xUI	-	-	ns	Input
		High Speed Mode to/from	Low Power	Mode Ti	ming		
DSI-CLK+/-	TCLK-PO S	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to	60+52xUI	-	-	ns	Input

深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd

				_		_	
		LP mode					
DSI-CLK+/-	TCLK-TR AIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	1	1	ns	Input
DSI-CLK+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	-	ns	Input
DSI-CLK+/-	TCLK-PR EPARE	Time to drive LP-00 to prepare for HS transmission	38	1	95	ns	Input
DSI-CLK+/-	TCLK-TE RM-EN	Time-out at clock lane display module to enable HS transmission	-	-	38	ns	Input
DSI-CLK+/-	TCLK-PR EPARE+ TCLK-ZE RO	Minimum lead HS-0 drive period before starting clock	300	-	-	ns	Input
DSI-CLK+/-	TCLK-PR E	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8xUI	-	-	ns	Input


Note 1) Dn = D0, D1, D2 and D3.

Note 2) Two HS transmission can be sent with a break as short as THS-EXIT from each other in continuous clock mode. In discontinuous mode, the break is longer which account TCLK-POS, TCLK-TRAIL and THS-EXIT, before activity in clock and data lanes again.



Reset Input Timing





Reset input timing


(VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
RESX	tresw	Reset "L" pulse width (Note 1)	10	-	-	μs	
	Reset complete time (Note 2)	,	-	-	5	ms	When reset applied during Sleep In Mode
		-	-	120	ms	When reset applied during Sleep Out Mode and Note 5	

Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5μs and 10μs	Reset Start


- Note 2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In–mode) and then return to Default condition for H/W reset.
- Note 3) During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (t_{REST}) within 5ms after a rising edge of RESX.
- Note 4) Spike Rejection also applies during a valid reset pulse as shown below:



Note 5) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec

Deep Standby Mode Timing

深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd



(VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V,Ta = -30 to 70°C)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
	tdischarge	Sleep in into DSTB delay time	1	1	100	ms	
RESX	trstlow	Reset low pulse	3	1	1	ms	
	tinitial	Reset high to initial setting delay time	1	1	120	ms	

Note 1) t_discharge suggested delay time over 100ms.


Note 2) t initial suggested delay time over 120ms...

DC Characteristics for DSI LP Mode

Parameter	Symbol	Conditions	Spe	UNIT		
raiailictei	Symbol	Conditions	MIN	TYP	MAX	
Logic high level input voltage	VIHLPCD	LP-CD	450	1	1350	m∨
Logic low level input voltage	VILLPCD	LP-CD	0	-	200	mV
Logic high level input voltage	VIHLPRX	LP-RX (CLK, D0, D1)	880	-	1350	mV
Logic low level input voltage	VILLPRX	LP-RX (CLK, D0, D1)	0	-	550	m∨
Logic low level input voltage	VILLPRXULP	LP-RX (CLK ULP mode)	0	-	300	m∨
Logic high level output voltage	VOHLPTX	LP-TX (D0)	1.1	-	1.3	>
Logic low level output voltage	VOLLPTX	LP-TX (D0)	-50	-	50	mV
Logic high level input current	Іін	LP-CD, LP-RX	•	1	10	μΑ
Logic low level input current	lıL	LP-CD, LP-RX	-10	-	-	μΑ
Input pulse rejection	SGD	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-	-	300	Vps

Note 1) VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V, Ta=-30 to 70 °C (to +85 °C no damage) Note 2) DSI high speed is off.

Note 3) Peak interference amplitude max. 200mV and interference frequency min. 450MHz.




Spike/Glitch rejection-DSI

DC Characteristics for DSI HS Mode



Dorometer	Cymhal	Canditians	Sp	ecificati	on	UNI
Parameter	Symbol	Conditions	MIN	TYP	MAX	Т
Input voltage common mode range	VCMCLK VCMDATA	DSI-CLK+/-, DSI-Dn+/- (Note2, 3)	70	-	330	mV
Input voltage common mode variation (≤ 450MHz)	VCMRCLKL VCMRDATA L	DSI-CLK+/-, DSI-Dn+/- (Note 4)	-50	-	50	m∨
Input voltage common mode variation (≥ 450MHz)	VCMRCLKM VCMRDATA M	DSI-CLK+/-, DSI-Dn+/-	-	-	100	m∨
Low-level differential input voltage threshold	VTHLCLK VTHLDATA	DSI-CLK+/-, DSI-Dn+/-	-70	-	-	mV
High-level differential input voltage threshold	VTHHCLK VTHHDATA	DSI-CLK+/-, DSI-Dn+/-	-	-	70	mV
Single-ended input low voltage	VILHS	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-40	-	-	mV
Single-ended input high voltage	VIHHS	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-	-	460	mV
Differential input termination resistor	RTERM	DSI-CLK+/-, DSI-Dn+/-	80	100	125	Ω
Single-ended threshold voltage for termination enable	VTERM-EN	DSI-CLK+/-, DSI-Dn+/-	-	-	450	m∨
Termination capacitor	CTERM	DSI-CLK+/-, DSI-Dn+/-	-	-	14	pF

- Note 1) VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V, Ta=-30 to 70 °C (to +85 °C no damage).
- Note 2) Includes 50mV (-50mV to 50mV) ground difference.
- Note 3) Without VCMRCLKM / VCMRDATAM.
- Note 4) Without 50mV (-50mV to 50mV) ground difference.
- Note 5) Dn=D0, D1, D2 and D3.



Differential voltage range, termination resistor and Common mode voltage




8. Backlight Characteristics

Item	Symbol	Min	Тур	Max	Unit	Condition	Remark
Forward voltage	VBL	8.7	9.3	9.9	V		-
Current	I _{BL}		180		mA	IF=180mA	-
ICE	Х				-	(恒定电流测	
ICE	Y				-	试)	-
Brightness of LCM	-	350	400		cd/m²		★1
Uniformity	-	80	-	-	%		★2

★1 Uniform measure condition:

- (1)Measure 9 point. Measure location is show below:
- (2)Uniform = (Min. brightness / Max. brightness)×100%
- (3)Best Contrast.






9. Electro-Optical Characteristics

.,	Symbol Condition			Values		Remar		
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	k	
	θL	Φ=180°(9 o'clock)	75	85	-		Note 1f	
Viewing angle	θ_{R}	Φ=0°(3 o'clock)	75	85	-	doaroo		
(CR≥ 10)	θτ	Φ=90°(12 o'clock)	75	85	-	degree		
	θв	Φ=270°(6 o'clock)	75	85	-			
Response time	T _{R+} T _F		-	25	35	msec	Note 3	
Contrast ratio	CR	Normal	600	800	-	-	Note 4	
Color obromoticity	Wx	θ=Φ=0°	0.273	0.313	0.353		Note 2 Note 5	
Color chromaticity	W _Y		0.289	0.329	0.369		Note 6	
NTSC			55	60		%		
Transmittance	Tr		4.3	4.7		%		

Test Conditions:


The test systems refer to Note 2.

深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd Note 1: Definition of viewing angle range



Note 2: Definition of optical measurement system.


The optical characteristics should be measured in dark room. After 30 minutes operation, the optical properties are measured at the center point of the LCD screen. (Viewing angle is measured by ELDIM-EZ contrast/Height :1.2mm, Response time is measured by Photo detector TOPCON BM-7, other items are measured by BM-5A/ Field of view: 1° /Height: 500mm.)



Note 3: Definition of Response time

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Fall time (T_{OFF}) is the time between photo detector output intensity changed from 90% to 10%. And rise time (T_{ON}) is the time between photo detector output intensity changed from 10% to 90%.

深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd



Note 4: Definition of contrast ratio

Contrast ratio (CR) = $\frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$

Note 5: Definition of color chromaticity (CIE1931)

Color coordinates measured at center point of LCD.

Note 6: All input terminals LCD panel must be ground while measuring the center area of the panel.

10. Reliability

10.1. MTBF

The LCD module shall be designed to meet a minimum MTBF value of 50000 hours with normal. (25°C in the room without sunlight)

10. 2. Test condition

ITEM	CONDITIONS	CRITERION	
OPERATING	HIGH TEMPERTURE +70℃ 48HRS	NO DEFECT IN DISPLAYING AND	
TEMPERATURE	LOW TEMPERTURE -20℃ 48HRS	OPERATIONAL FUNCTION	
STORAGE	HIGH TEMPERTURE +80°C 48HRS	NO DEFECT IN DISPLAYING AND	
TEMPERATURE	LOW TEMPERTURE -30℃ 48HRS	OPERATIONAL FUNCTION	
HUMIDITY	40°C 90%RH 48HRS	NO DEFECT IN DISPLAYING AND OPERATIONAL FUNCTION	

Note: The need to restore at room temperature for 2 hours after the test.



11. Inspection Standards

AQL(Acceptable Quality Level)
 AQL of major and minor defect

According to GB/T 2828-2003; , normal inspection, Class II


MAJOR DEFECT	MINORDEFECT
0.65	1.5

2. Basic conditions for inspection

The LCM face to us, in normal environment, About an angle of incidence 30, a distance of 30cm with normal eye, with an angle of 45 degree to check the products without uncovering the film!

(As shown below)

深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd



- 3. Inspection item and criteria
- 3.1 Visual inspection criterion in immobility

3.1.1 Glass defect

No	Defect item	Criteria	Remark
1	Dimension Unconformity	By Engineering Drawing	
	(Major defect)		



深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd

No	Defect item	Criteria	Remark
140	Cracks	1.Linear cracks on panel	Roman
		[Reject]	
2		2. Nonlinear crack contrast by	
~	(Major defect)	limited sample	
	Glass extrude the	a: disregards and no influence	a:Length, b:Width
	conductive area	assemblage	a.Lengui, b.Waui
		 b≤1/3Pin width(non bonding area) 	
3		[Accept]	
	(minor defect)	2) bonding area ≤ 0.5mm	
		[Accept]	
	Pin-side , conductive	(a c : disregards)	a:Length,b:Width,c:Thickness
	area damaged	$b \leq 1/3$ of effective length for	//
4		bonding electrode	
-			
	(minor defect)	[Accept]	T
	Pin-side , non-conductive	Damage area don't touch the ITO	a:Length, b:Width, c:Thickness
	area damaged	(Inclueling contraposition	//
		mark,except scribing mark)	
		【Accept】 2)c <t 1="" 3="" b≦bm="" of="" td="" width<=""><td></td></t>	
	(minor defect)	[Accept]	
5		3) c=T	
		b not touch the seal glue	
		[Accept]	
		4) a diaragarda	
		4) a disregards	
	ļ		



達豐光電有限公司 ALPINE OPTO ELECTRONICS LIMITED 深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd

No	Defect item	Criteria		Remark
	Non-pin-side damage	c <t< td=""><td></td><td>c : Thickness b: width of</td></t<>		c : Thickness b: width of
		1) b exceeds 1/3 BM		damage
	(minor defect)			
6			[Reject]	BM內緣
		c=T		→ ← ·
		b not touch the seal glue		l "
			[Reject]	

3.1.2 LCD appearance defect (View area)

No	Defect item	Criteria		Remark		
	Fiber · glass	Specification	Allowable	note1: L:Length,W:Width		
1	cratch · polarizer	0.05mm <w≦0.1mm;< td=""><td>_</td><td colspan="3">note2: disregard if out of AA</td></w≦0.1mm;<>	_	note2: disregard if out of AA		
'	scratch/folded	L≦3.0mm	1	L D		
	(minor defect)	W>0.1mm ; L>3.0mm	0			
	Polarizer bubble \	ψ≦0.2mm	disregard	note 1:ψ=(L+W)/2; Length , W:		
2	concave and convex	0.2mm<ψ ≦ 0.3mm	2	Width		
-	(minor defect)	0.3mm<ψ ≦ 0.5mm	1	note2: disregard if out of AA		
		0.5mm<ψ	0			
	Diagle data distributata	ψ≦0.15mm	disregard	note2: disregard if out of AA		
3	Black dots · dirty dots · impurities · eyewinker	0.15mm<ψ ≦ 0.25mm	2	$\bigcirc \qquad \boxed{\downarrow} \; \phi$		
	,	0.25 mm< $\psi \le 0.3$ mm	1	←→		
	(Major defect)	0.3mm<ψ	0	φ		
	Polarizer prick	ψ≦0.1mm	disregard	note1:ψ=(L+W)/2 ;L= Length,		
4	(Major defect)	0.1mm<ψ≦0.25mm	3	W=Width note2: the distance between two		
		ψ>0.25mm	0	dots >5mm		



3.1.3 .FPC

	1.0.1.1.0					
No	Defect item	Criteria		Remark		
1	Copper screen peel (Major defect)	Copper screen peel	[Reject]			
2	No release tape or peel (Major defect)	No release tape or peel	[Reject]			
	Dirty dot and impurity of	Specification	Allowable	note1: Cannot have stride ITO impurities		
	FPC for customer using	ψ≦0.25mm	2	impunites		
	side (minor defect)	ψ>0.25	0			

3.1.4 Black tape & Mara tape

J. I	.4 Black tape & Mara tape			
	FPC or H/S black tape	1.shift spec:		
	shift	1)glue to the polarize		
			[Reject]	
1		2) IC bare	[Reject]	
'	(minor defect)	2. left-and-right spec:		
		1) exceed of FPC edge	or H-S	
		edge	[Reject]	
		2)IC bare	[Reject]	
2	No black tape	No black tape		
	(Major defect)		[Reject]	
3	Tape position mistake	Not by engineering draw	ing	
3	(minor defect)		[Reject]	
4	Mara tape defect	Peel before pulling the	protecting	
		film.		
	(minor defect)		[Reject]	

3.1.5 Silicon and Tuffy glue

No	Defect item	Criteria		Rem	nark	
	Quantity of silicon	Uncover the ITO and circuit area.	note:	compared	by	engineering
	(minor defect)	[Reject]	drawi	ng.		
1						



達豐光電有限公司 ALPINE OPTO ELECTRONICS LIMITED 深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd

No	Defect item	Criteria	Remark
2	Tuffy glue (minor defect)	 Uncover the reveal copper area [Reject] Cover layer 0.3mm(Min) ~ 3.0mm(Max) [accept] 	requirement, refer to the
3	Depth of glue covering	Depth of glue covering overtop front Polarizer	Except of the special requirement
	(minor defect)	[Reject]	

3.2 Electrical criteria

No	Defect item	Criteria	Remark
1		No display 【Reject】	
2	(Major defect) Missing line	Missing line	
	(Major defect)	[Reject]	
3	Seg-com light and dark (Major defect)	Seg-com light and dark 【Reject】	ND filter 2% test
4	No display in immobility (Major defect)	No display in immobility 【Reject】	
5	Flicker of Pattern (Major defect)	Flicker of Pattern 【Reject】	
6	Mura (Major defect)	ND filter 2% test	
7	Over current (Major defect)	Over current 【Reject】	
8	Voltage out of specification (Major defect)	Voltage out of specification 【Reject】	
9	Pattern blur ,error code (Major defect)	Pattern blur ,error code 【Reject】	
10	Dark light, Flicker (Major defect)	Dark light, Flicker 【Reject】	



深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd

No	Defect item	Criteria		Remark
	Black/White dots Dirty dots eyewinker	Specification	Allowable	Note1: disregard if out of
	· Dirty dots · eyewirker	ψ≦0.15mm	disregard	AA
11	(Major defeat)	$0.15 mm < \psi \leq 0.25 mm$	2	$\int \int \Phi$
	(Major defect)	$0.25 \text{mm} {<} \psi \leqq 0.3 \text{mm}$	1	ψ
		0.3mm<ψ	0	
	Fiber · glass cratch ·	W≦0.03mm	disregard	note1: L : Length , W : Width
	polarizer scratch/folded	0.03mm <w≦0.05mm; L≦3.0mm</w≦0.05mm; 	2	note2: disregard if out of AA
12	(minor defect)	0.05mm <w≦0.1mm; L≦3.0mm</w≦0.1mm; 	1	V W
		W>0.1mm ; L>3.0mm	0	

12. Precautions For Using LCD Modules

Please pay attentions to the followings as using the LCD module.

12.1 Handling

- (a) Do not apply strong mechanical stress like drop, shock or any force to LCD module. It may cause improper operation, even damage.
- (b) Because the ITO film very fragile and easy to be damaged, do not hit, press or rub the display surface with hard materials.
- (c) Do not put heavy or hard material on the display surface, and do not stack LCD modules.
- (d) If the display surface is dirty, please wipe the surface softly with cotton swab or clean cloth.
- (e) Wipe off water droplets or oil immediately.
- (f) Protect the LCD module from ESD. It will damage the LSI and the electronic circuit.
- (g) Do not touch the output pins directly with bare hands.
- (h) Do not disassemble the LCD module.

12.2 Storage

- (a) Do not leave the LCD modules in high temperature, especially in high humidity for a long time.
- (b) Do not expose the LCD modules to sunlight directly.
- (c) The liquid crystal is deteriorated by ultraviolet. Do not leave it in strong ultraviolet ray for a long time.
- (d) Avoid condensation of water. It may cause improper operation.
- (e) Please stack only up to the number stated on carton box for storage and transportation. Excessive weight will cause deformation and damage of carton box.

12.3 Operation

- (a) When mounting or dismounting the LCD modules, turn the power off.
- (b) Protect the LCD modules from electric shock.
- (c) The Driver IC control algorithms stated above should always obeyed to avoid damaging the LSI and electronic circuit.
- (d) Be careful to avoid mixing up the polarity of power supply for backlight.

深圳市睿智威显示技术有限公司 ShenZhen RZW Display Technology Co.,Ltd

- (e) Absolute maximum rating specified above has to be always kept in any case. Exceeding it may cause non-recoverable damage of electronic components or, nevertheless, burning.
- (f) When a static image is displayed for a long time, remnant image is likely to occur.
- (g) Be sure to avoid bending the FPC to an acute shape, it might break FPC.

12.4 Others

- (a) If the liquid crystal leaks from the panel, it should be kept away from the eyes or mouth.
- (b) It is recommended to peel off the protection film on the ITO film slowly so that the electrostatic charge can be minimized.
- (c) It is recommended to peel off the protection film on the polarizer slowly so that the electrostatic charge can be minimized.



13. Records Of Version

Version	Revise Date	Page	Content
00	2019-03-19	All	New released