Lab EE 371: Parking Lot Occupancy Counter

Autumn 2018

Lab 1

Shawnna Cabanday Professor Rania Hussein Teaching Assistant: Shuowei Li

Lab Section: Wednesday from 12:30 - 2:30 PM Date submitted: Friday, October 5, 2018

Abstract

The purpose of this lab was to review digital design concepts from B EE 271, implement them with System Verilog VHDL programming in Quartus, and use ModelSim to monitor and revise circuit behavior based on simulation waveforms. The primary task of this lab was to design and simulate a parking lot occupancy counter and be able to demonstrate the program on a DE1 SoC FPGA board.

Introduction

Digital logic circuits handle data encoded in binary form through signals that have two values, 0 and 1. This binary logic that deals with determining whether or not input conditions evaluate to an output of either "true" and "false" allows scientists and engineers to develop complex digital logic circuits and computers that can be built using a few types of basic circuits called gates, each performing a specific logic operation. Thus, the purpose of this lab is to practice simulating circuits that require combinational logic for a functional state machine (FSM) in order to simulate a logic system. For this, a parking lot scenario is considered with a single entry and exit gate. Using photo sensors to monitor the activity of the cars, there are two sequences that will indicate whether or not a car enters or exits a lot.

Materials

- ModelSim and Quartus 17.0 Software
- 1 green LED and 1 red LED
- Power cable
- DE1 SoC FPGA board
- Jumper Cables for GPIO 0 Output to LEDs

Procedures

Part 1: Designing a Functional State Machine (FSM)

The task of this lab procedure was to design a functional state machine for the photos sensor system, develop SystemVerilog code for the FSM, and then simulate it in ModelSim to verify existing waveforms. The FSM has two input signals, A and B, and two output signals, enter and exit. The following sequence, as described by the lab 1 guideline, indicates that the car enters a lot:

- Initially, both sensors are unblocked (A and B are "00")
- Sensor A is blocked (A and B signals are "10")
- Both sensor are blocked (A and B signals are "11")
- Sensor A is unblocked ("01")
- Both sensors unblocked ("00")

To begin the design, a state diagram was created (Figure 1.1). Next, a state table was created based on the state diagram (Table 1.1). To implement the next state logic in SystemVerilog, the module *parkinglotfsm* was created with inputs clk, reset, A, B, enter, and exit. State names were enumerated using the following stages: *unblocked*, *sensorB*, *sensorA*, *blocked*, with each state corresponding to 00, 01, 10, 11, respectively. Within the module *parkinglotfsm*, next state logic was created using case statements in combination with if-else statements, all coded within an "always @(posedge clk)" block. The outputs for

the enter and exit sensors were assigned based on present state and next state variables, which were embedded into the combinational logic rather than through an assign statement occuring after the combinational logic code. I included both assign statements after the combinational logic portion of the always block for testing purposes, but ultimately preferred the look of the enter and exit assignments within the case statements since it was analogous to the table created. A flip-flop is then implemented to update the present state to the reassigned next state. The resulting waveforms were generated and evaluated based on the state diagram tables.

After reviewing this code, I would have revised the "always @(posedge clk)" block to an always comb to sustain the purpose of the module, that is, to simulate combinational logic.




Figure 1.1: State Diagram for FSM

)		
PS, PSo	AB	NSI NSO	enter exit
0 0	00	0 0	0 0
0 0	0 1	01	0 0
0 0	10	10	0 0
0 0	1 1	00	0 0
01	0 0	00	10
0 15	01	01	00
01	10	00	00
0 1	11	11	0 0
10	0 0	00	0
10	0 1	00	00
, 0	10	10	0 0
10	1 '	11	00
	00	00	0 0
(11)	0 1	01	00
11	10	10	0 0
•	111	11	00
((
13			
and the Dead of			

Table 1.1: State Table for FSM

Part 2: Designing a Counter

The task of this lab procedure was to design a counter with two control signals, *inc* and *dec*, which increment and decrement depending on the output signals from the previous FSM: enter and exit. For simplicity purposes, neither a state table or state diagram was created for the counter. The counter was built with SystemVerilog code similar to the FSM machine designed in part 1, with the numbers incrementing and decrementing based on if-else statements within a 25 part case statement clause. To implement the next state logic in SystemVerilog, the module *counter* was created with inputs *clk*, *reset*, *inc*, *dec*, *cout*. The output of the variable cout holds the present number of cars parked in the parking lot in 5-bit binary. It will be used primarily used to connect to the hex displays, which is completed in a separate module titled *hexdisplay*. The *counter* module approaches sequential logic in an always @(posedge clk) block with a case statement that determines the next state assignment based on the present state of *cout* based on whether or not an increment or decrement signal was transmitted from the FSM module *parkinglotfsm*. The *counter* module has a case statement for each numerical value from 0 to 25. After the case statement, I implement an always flip-flop with an always @(posedge clk). On further revision, I would have used the always flip-flop syntax for consistency.

Part 3: Connecting the Entire System

The task of this lab procedure was to finalize the designed system and connect the modules together in main driver module.

Before completing this, a separate module titled *hexdisplay* was used to capture the output from the *counter* module in order to determine the corresponding hex displays for each of the 6, 7-segment displays. The *hexdisplay* module was created similar to the previous combinational logic modules, which utilized case statements within an always block. With the case statement method, each of the segments in the individual hex displays were manually set. For the ease of reading the code, the 7-bit outputs that correspond with the individual lighting of the LED segments were parameterized with their characteristic output when shown on the FPGA (i.e. zero = 7'b1000000). The display of each hex will be set according to the *cout* value outputted by the *counter* module.

Furthermore, an additional module titled *userInput* was created to minimize metastability issues when the user pressed the switches to simulate the photo sensor sequences. Simply put, *userInput* is a flip-flop module that holds the inputted signal an extra clock length before outputting it its next state.

To connect all the 'helper methods' together, another module was created to act as the primary driver module for all smaller FSM modules. Each of the helper modules are instantiated and input keys and output hex displays are placed within the instantiated statements. Wires are used to transport certain outputs from one module to another, such as the 5-bit *cout* output to the *hexdisplay* module.

Results

Completing the first procedure was one of the simpler tasks of the system, provided that I have had experience completing a lab extremely similar to this one beforehand in EE 271. Therefore, no unexpected issues arose from completing the first task. Figure 3.1 illustrates the resulting waveforms from the FSM and the data matched prior expectations.

The second procedure on the other hand was slightly more difficult for me, simply because I was over-complicating the algorithm of my counter. I was attempting to create a counter that used adder and subtractor modules; however, I kept running into the issue of the counter not incrementing whatsoever. With limited time in mind, I decided to take the simpler route of creating a counter system that was based off entirely of logical steps, that is, through the use of if-else statements. For instance, if we want to increment, what number is expected to come after? Or alternatively, if we want to decrement, what number comes before the current present number we are looking at? Thus, I completed the counter module as described in the procedures. The results of the counter system matched entirely with expectations and behaved accordingly. Figure 3.2 illustrates the resulting waveforms from the counter module.

While this method is a logical and simple way of approaching the *counter* system, I also believe it is extremely inefficient; however, due to time constraints, I decided to stick with the simplest approach. If given more time to revise the code, I would have followed the suggestion provided in the discussions board on canvas by using an adder/subtractor module to produce the *cout* output. This is a much more efficient alternative for larger sized counters with a maximum greater than 25. Figure 2.1 illustrates the waveforms generated by the designed *counter* module through ModelSim.

The final steps were simply then to create a final driver module that would use all the smaller modules to create the entire system. This was not difficult, again, since I had practiced this previously and extensively in B EE 271 and B EE 425. Figure 3.3 illustrates the resulting waveforms from the driver module. This perfectly illustrates possible sequences and inputs by simulation, and it matched according to prior expectations.

Figure 3.1: Generated Waveforms for FSM




Figure 3.2: Generated Waveforms for Counter System





Figure 3.3: Generated Waveforms for Final Driver (Entire System)



Flow Summary:



Analysis and Synthesis Resources:

< <filter>></filter>					
1	Compilation Hierarchy Node parkinglotdriver	Combinational ALUTs 122 (0)	Dedicated Logic Registers 88 (0)		
1	clock_divider.cdiv	21 (21)	21 (21)		
2	counter:mycounter	64 (64)	57 (57)		
3	hexdisplay:mydisplay	29 (29)	0 (0)		
4	parkinglotfsm:myfsm	6 (6)	6 (6)		
5	userInput:inA	1 (1)	2 (2)		
6	userInput:inB	1 (1)	2 (2)		

Conclusion

This lab helped to re-polish the most important topics from EE 271. Ultimately, the use of computer aided simulations in Quartus and Verilog programming allows for increased efficiency in the steps and processes needed to develop and verify digital logic circuits on the FPGA. Debugging and determining the major sources for issues is a long process for all simulations and Verilog programming. Creating a system such as the one created in this lab demonstrates the most fundamental steps needed to design, simulate, and implement a digital logic system.

Total Estimated Hours: 13 hours

Code Screenshots:

Parkinglotdriver Module

```
□ module parkinglotdriver(CLOCK_50, KEY0,
KEY3, KEY2,
HEX5, HEX4, HEX3, HEX2, HEX1, HEX0,
                                 GPI00, GPI01);
          input logic CLOCK_50, KEY0, KEY3, KEY2;
          output logic GPIOO, GPIO1;
output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
wire entersig, exitsig;
wire [4:0] countsig;
wire inputA, inputB;
          logic [31:0] clk;
parameter whichclock = 20;
          clock_divider cdiv (.clock(CLOCK_50), .divided_clocks(clk));
          userInput inputA (.clk(clk[whichClock]), .D(~KEY3), .Q(inputA));
userInput inputA (.clk(clk[whichClock]), .D(~KEY2), .Q(inputB));
          L
          counter mycounter (.clk(clk[whichClock]), .reset(\simKEY0), .inc(entersig), .dec(exitsig), .cout(countsig[^4:0]));
     assign GPIO0 = ~KEY3;
          assign GPIO1 = ~KEY2;
```

Parking Lot FSM Module

```
module parkinglotfsm(clk, reset, A, B, enter, exit);
                     input logic clk, reset, A, B;
output logic enter, exit;
  86
  87
  88
  89
                      //State Variables
                     enum {unblocked, sensorB, sensorA, blocked} ps, ns;
  91
 92
93
                     always @(posedge clk) begin
           case(ps)
  94
                                 unblocked: if(\{A,B\} == 2'b01) begin ns = sensorB; enter = 0; exit = 0; end else if(\{A,B\} == 2'b10) begin ns = sensorA; enter = 0; exit = 0; end ns = unblocked; enter = 0; exit = 0; end
  95
  97
 98
                                 sensorB: if(\{A,B\} == 2'b01) begin ns = sensorB; enter = 0; exit = 0; end else if(\{A,B\} == 2'b11) begin ns = blocked; enter = 0; exit = 0; end else if(\{A,B\} == 2'b00) begin ns = unblocked; enter = 1; exit = 0; end else begin ns = unblocked; enter = 0; exit = 0; end
100
101
102
103
                                 sensorA: if(\{A,B\} == 2'b10) begin ns = sensorA; enter = 0; exit = 0; end else if(\{A,B\} == 2'b11) begin ns = blocked; enter = 0; exit = 0; end else if(\{A,B\} == 2'b00) begin ns = unblocked; exit = 1; enter = 0; end
104
105
106
107
                                                                                                           ns = unblocked; enter = 0; exit = 0; end
108
                                 blocked: if(\{A,B\} == 2'b01) begin ns = sensorB; enter = 0; exit = 0; end else if(\{A,B\} == 2'b10) begin ns = sensorA; enter = 0; exit = 0; end else if(\{A,B\} == 2'b11) begin ns = blocked; enter = 0; exit = 0; end else begin ns = unblocked; enter = 0; exit = 0; end
109
110
111
112
113
                            endcase
```

Hexdisplay Module

```
⊟module hexdisplay(clk, inputcount, status3, status2, led1, led0);
262
             input clk;
input logic [4:0] inputcount;
output logic [6:0] status5, status4, status3, status2;
output logic [6:0] led1, led0;
264
266
267
268
                                                7'b1000000,
7'b1111001,
7'b0100100
269
270
271
272
             parameter [6:0]
                                     zero =
                                     one =
two =
                                     three =
                                                    b0110000
273
274
                                     four =
five =
                                                   b0011001
b0010010
275
276
277
278
                                     six =
seven =
                                                   b0000010
                                                   b1111000
                                     eight =
                                                   b0011000
                                     nine =
279
                                                   b0001110
                                                   b1000111
281
                                                7'b0000110,
7'b1001000,
7'b0001100,
7'b0000111,
                                                   b0000110, //ENPTY
                                     N =
P =
283
284
                                     T =
286
287
                                     Y = b1k =
                                                7 b0010001,
7 b1111111;
288
289
            290
       292
293
294
295
296
297
298
299
300
301
302
304
```

Counter Module

```
166
            always @(posedge clk) begin
167
                case(ps)
       168
                    zero: if(inc) ns = one;
169
                            else ns = zero;
                          if(inc) ns = two;
else if(dec)
170
171
                                                 ns = zero:
                    else ns = one;
two: if(inc) ns = three;
else if(dec) ns
172
173
174
                                                 ns = one;
175
                    else ns = two;
three:if(inc) ns = four;
else if(dec) n
176
177
                                                  ns = two;
                    else ns = three;
four: if(inc) ns = five;
178
179
                            else if(dec)
180
                                                 ns = three;
                    else ns = four;
five: if(inc) ns = six;
else if(dec)
181
182
183
                                                 ns = four;
                    else ns = five;
six: if(inc) ns = seven;
184
185
                            else if(dec)
186
                                                 ns = five;
                    else ns = six;
seven: if(inc) ns = eight;
187
188
                            else if(dec)
189
                                                 ns = six;
190
                            else ns = seven;
                    eight:if(inc) ns = nine;
191
                            else if(dec)
192
                                                 ns = seven;
                    else ns = eight;
nine: if(inc) ns = ten;
else if(dec)
193
194
195
                                                 ns = eight;
                           else ns = nine;
if(inc) ns = eleven;
196
197
                    ten:
198
                            else if(dec)
                                                 ns = nine;
199
                            else ns = ten;
200
                    eleven: if(inc)
                                        ns = twelve;
                    else if(dec) ns = ten
else ns = eleven;
twelve:if(inc) ns = thirteen;
201
202
203
                            else if(dec)
204
                                                 ns = eleven;
                            else ns = twelve;
205
                    thirteen:if(inc) ns = fourteen;
206
                            else if (dec)
207
                                              ns = twelve;
208
                            else ns = thirteen;
                    fourteen: if(inc) ns = fifteen;
209
                            else if (dec)
210
                                                 ns = thirteen;
211
                            else ns = fourteen;
```

Clock Divider and Metastability

```
module parkinglotfsm(clk, reset, A, B, enter, exit);
  85
                     input logic clk, reset, A, B;
output logic enter, exit;
  86
  87
  88
  89
                      //State Variables
  90
                     enum {unblocked, sensorB, sensorA, blocked} ps, ns;
  91
  92
93
94
                     always @(posedge clk) begin
           case(ps)
                                 unblocked: if(\{A,B\} == 2'b01) begin ns = sensorB; enter = 0; exit = 0; end else if(\{A,B\} == 2'b10) begin ns = sensorA; enter = 0; exit = 0; end ns = unblocked; enter = 0; exit = 0; end
  95
  96
  97
  98
                                 sensorB: if(\{A,B\} == 2'b01) begin ns = sensorB; enter = 0; exit = 0; end else if(\{A,B\} == 2'b11) begin ns = blocked; enter = 0; exit = 0; end else if(\{A,B\} == 2'b00) begin ns = unblocked; enter = 1; exit = 0; end else begin ns = unblocked; enter = 0; exit = 0; end
  99
100
101
102
103
                                 sensorA: if(\{A,B\} == 2'b10) begin ns = sensorA; enter = 0; exit = 0; end else if(\{A,B\} == 2'b11) begin ns = blocked; enter = 0; exit = 0; end else if(\{A,B\} == 2'b00) begin ns = unblocked; exit = 1; enter = 0; end else begin ns = unblocked; enter = 0; exit = 0; end
104
105
106
107
108
                                 blocked: if(\{A,B\} == |2'b01) begin ns = sensorB; enter = 0; exit = 0; end else if(\{A,B\} == 2'b10) begin ns = sensorA; enter = 0; exit = 0; end else if(\{A,B\} == 2'b11) begin ns = blocked; enter = 0; exit = 0; end else begin ns = unblocked; enter = 0; exit = 0; end
109
110
111
112
113
114
                           endcase
115
                     end
116
              //alternative method for FSM rather than embedding states
// assign enter = (ps == sensorB && {A,B} == 2'b00);
// assign exit = (ps == sensorA && {A,B} == 2'b00);
117
118
119
120
121
                     always_ff @(posedge clk) begin
122
                           if(reset)
123
                           ps <= unblocked;
else
124
125
126
                                 ps <= ns;
127
129
               endmodule
```