Computer Architecture HW2

B10901176 蔡弘祥

```
Inferred memory devices in process
        in routine ALU line 237 in file
                '/home/raid7_2/userb10/b10176/Computer_Architecture/HW2/01_RTL/HW2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    operand_a_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    operand_b_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      inst_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      oDone_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      shreg_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb10/b10176/Computer_Architecture/HW2/01_RTL/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
ALU
```