Computer Architecture HW2

B10901176 蔡弘祥

Inferred memory devices in process in routine ALU line 237 in file '/home/raid7_2/userb10/b10176/Computer_Architecture/HW2/01_RTL/HW2.v'. ==================================													
	Register Name	Type	Width	Bus	MB	AR	AS	SR	;	SS	51	<u> </u>	
	counter reg	Flip-flop	5	 I Y	 N	 I Y	 I N	 N	1 1	1 I		_ 	
i	out_reg	Flip-flop	64	Ý	N	Ý	N	N	i i	. :	N	i	
i i	state_reg	Flip-flop	2	Υ	įΝ	İΥ	įΝ	įΝ	- j 1	ıij	N	İ	
İ	operand_a_reg	Flip-flop	32	Υ	N	Υ	N	N	1	١j	N	j	
İ	operand_b_reg	Flip-flop	32	Υ	N	İΥ	N	N	1	۱ <u>ا</u>	N	İ	
İ	inst_reg	Flip-flop	3	Υ	N	ΙΥ	N	N	1	۱ <u>ا</u>	N	İ	
1	oDone_reg	Flip-flop	1	N	N	Y	N	N	1	۱ ۱	N	l	
1	shreg_reg	Flip-flop	64	Y	N	Y	N	N	1	1	N		
Curr Load	to compilation compilation compent design is now led 1 design. Tent design is 'ALU	/home/raid7_		===== L0/b10	===== 176/C	omput	==== er_Ar	====	===: ectı	==== ure/	==== 'HW2/	= 01_RTL/AI	LU.db:ALU