

# Computer Architecture Final project: CPU

TA 廖淇安 <u>caliao@eecs.ee.ntu.edu.tw</u>

TA 潘奕亘 <u>r11943043@ntu.edu.tw</u>

TA 曾維雋 r11943012@ntu.edu.tw

TA 陳永縉 b08901061@ntu.edu.tw

TA 余岳龍 <u>r12943143@ntu.edu.tw</u>

Due 23:59, 2023/12/25 (Mon.)



### **Outline**

- Announcement & Data Preparation
- Goal & Specifications
- Test Pattern
- Simulation
- Synthesizable Coding Style Check
- Report
- Submission
- Grading Policy
- Appendix



### **Outline**

- Announcement & Data Preparation
- Goal & Specifications
- ◆ Test Pattern
- Simulation
- ◆ Synthesizable Coding Style Check
- Report
- ◆ Submission
- Grading Policy
- ◆ Appendix



### **Announcement**

- 1 ~ 2 people / group
- Please find a representative to fill out the google form before 11:59, 11/20(Mon.)
  - ◆ 分組表單
  - TA will help you find group members if you can not find any partner
  - ◆ Select "徵隊友" in the form
- ◆ The final member list will be announced before 23:59, 11/22 (Wed.)
  - Those who do not response will be regarded as one people in one group



# **Data Preparation**

- Decompress CA\_Final.zip
- Directory hierarchy:
  - 00\_TB/
    - b.v → testbench file
    - ➤ Memory.v → memory file
    - ➤ Pattern/ → test pattern directory
  - 01\_RTL/
    - > 00\_license.sh → EDA tool license source command
    - > 01\_run.sh → vcs/ncverilog command
    - > 99\_clean\_up.sh → Command to clean temporary data
    - ➤ CHIP.v → Your design
  - ◆ 02\_Assembly/ → Assembly files directory
  - ◆ 03\_Python/ → Pattern generator files directory



### **Outline**

- Announcement & Data Preparation
- Goal & Specifications
- ◆ Test Pattern
- Simulation
- ◆ Synthesizable Coding Style Check
- Report
- ◆ Submission
- Grading Policy
- ◆ Appendix



### Goal

- Implement a CPU
- Add multiplication/division unit (mulDiv) to CPU (HW2)
- Handle multi-cycle operations
- Get more familiar with assembly and Verilog

#### BONUS:

- Implement L1 cache
- What benefit cache brings from




# **Supporting Instructions**

- Your design must <u>at least</u> support
  - ◆ auipc, jal, jalr
  - add, sub, and, xor
  - addi, slli, slti, srai
  - ♦ lw, sw
  - mul
  - beq, bge, blt, bne
  - ecall (the end of program)
- See "Instruction\_Set\_Listings.pdf" for more information of machine code



# **Block Diagram**





# **Specification – CHIP I/O**

Signal Name	I/O	Width	Description
i_clk	- 1	1	Clock signal
i_rst_n	I	1	Active low asynchronous reset
i_IMEM_data	I	32	Instruction binary code
o_IMEM_addr	0	32	PC address
o_IMEM_cen	0	1	Set <b>high</b> to load instruction
i_DMEM_stall	I	1	Active <b>high</b> control signal that asks processor to wait
i_DMEM_rdata	I	32	64-bit output data
o_DMEM_cen	0	1	Set <b>high</b> to enable memory functions
o_DMEM_wen	0	1	Set <b>high</b> for write, <b>low</b> for read
o_DMEM_addr	0	32	Data memory address
o_DMEM_wdata	0	32	Data for writing to data memory
o_finish	0	1	Set <b>high</b> for finishing the procedure



# **Specification – CHIP I/O**

Signal Name	I/O	Width	Description
i_cache_finish	1	1	Finish signal from cache
o_proc_finish	0	1	Finish signal to cache



# Specification – CHIP I/O

Do not modify the I/O interface!!

```
DO NOT MODIFY THE I/O INTERFACE!!
module CHIP #(
   parameter BIT_W = 32
   // clock
       input
                           i clk,
       input
                           i rst n,
   // instruction memory
       input [BIT W-1:0] i IMEM data,
       output [BIT W-1:0] o IMEM addr,
       output
                           o IMEM cen,
   // data memory
       input
                           i DMEM stall,
       input [BIT W-1:0] i DMEM rdata,
                           o DMEM cen,
       output
       output
                           o DMEM wen,
       output [BIT W-1:0] o DMEM addr,
       output [BIT W-1:0] o DMEM wdata,
   // finnish procedure
                           o finish
       output
   // cache
       input
                           i_cache_finish
                           o proc finish
       output
                               DO NOT MODIFY THE I/O INTERFACE!!
```




# **Specification – Other Description**

- All inputs are synchronized with the negative edge clock.
- All outputs should be synchronized at clock rising edge.
- You should reset all your outputs when i\_rst\_n is low.
   Active low asynchronous reset is used and only once.
- The runtime of the design should be within 10000 cycles
- ◆ The operators " \* " and " / " are forbidden except for index



## **Quick Review – Architecture**

Not complete (does not include jal, jalr, ...)





### **TODO**

- Parameters declaration
  - Instructions
  - Opcode
  - **•** ...

```
// ------/
// Parameters
// ------
// TODO: any declaration
```

- Wires & Registers declaration
  - PC
  - **•** ...

```
// -----
// Wires and Registers
// -----
// TODO: any declaration
reg [BIT_W-1:0] PC, next_PC;
```



### **TODO**

- Continuous Assignment
  - **♦** ...

- Submodules
  - Register file
  - ALU
  - **•** ...

```
// Continuous Assignment
   // TODO: any wire assignment
   // TODO: Reg file wire connection
   Reg_file reg0(
       .i_clk (i_clk),
       .i_rst_n(i_rst_n),
       .rs1 (),
       .rs2 (),
       .rd (),
       .wdata (),
       .rdata1 (),
       .rdata2 ()
```



# Register File

- Do not modify this part !!!
- Initial values
  - X0 stores constant 0
  - X2 stores stack pointer
  - X3 stores global pointer
  - Others are 0

```
module Reg_file(i_clk, i_rst_n, wen, rs1, rs2, rd, wdata, rdata1, rdata2);
   parameter BITS = 32;
   parameter word depth = 32;
   parameter addr width = 5; // 2^addr width >= word depth
   input i_clk, i_rst_n, wen; // wen: 0:read | 1:write
   input [BITS-1:0] wdata;
   input [addr width-1:0] rs1, rs2, rd;
   output [BITS-1:0] rdata1, rdata2;
   reg [BITS-1:0] mem [0:word_depth-1];
   reg [BITS-1:0] mem_nxt [0:word_depth-1];
   integer i:
   assign rdata1 = mem[rs1];
   assign rdata2 = mem[rs2];
   always @(*) begin
        for (i=0; i<word_depth; i=i+1)
            mem_nxt[i] = (wen && (rd == i)) ? wdata : mem[i];
   always @(posedge i clk or negedge i rst n) begin
       if (!i rst n) begin
            mem[0] \leftarrow 0;
            for (i=1; i<word_depth; i=i+1) begin
                    32'd2: mem[i] <= 32'hbffffff0;
                    32'd3: mem[i] <= 32'h10008000;
                    default: mem[i] <= 32'h0;</pre>
                endcase
            end
       else begin
            mem[0] \leftarrow 0;
            for (i=1; i<word_depth; i=i+1)
                mem[i] <= mem nxt[i];</pre>
```



# **TODO:** Always blocks

- Combinational circuits
- Sequential circuits
- **•** ...



### **TODO: MUL**


Your HW2


```
module MULDIV_unit(
    // TODO: port declaration
   );
    // Todo: HW2
endmodule
```



# **Supplement: Memory control signals**

Function	cen	wen
Hold	0	X
Read	1	0
Write	1	1







# Supplement: Instruction "auipc"

31	12 11	7 6 0
imm[31:12]	rd	opcode
20	5	7
U-immediate[31:12]	$\operatorname{dest}$	AUIPC

- Add upper immediate to PC, and store the result to rd
  - auipc rd, U-immediate
- Example: auipc x5, 1 (PC = 0x0001001c)
  - $\bullet$  0x0001001c + 0x00001000 = 0x0001101c
  - Store 0x0001101c in x5



# Supplement: Instruction "mul"


31	25	24 20	) 19 15	14 12	11 7	7 6 0
	funct7	rs2	rs1	funct3	$\operatorname{rd}$	opcode
	7	5	5	3	5	7
1	MULDIV	$\operatorname{multiplier}$	multiplicand	MUL/MULH[[S]	[U] dest	OP

- Not included in RV32I
- Store the lower 32-b result (rs1 x rs2) to rd
- Example: mul x10, x10, x6
  - $\star$  x10 = 0x00000001, x6 = 0x00000002
  - $\bullet$  0x00000001  $\times$  0x00000002 = 0x00000002
  - Store 0x00000002 in x10
- Your mulDiv can support this instruction!



# **Supplement: Multi-Cycle Operation**

- Once CPU decodes mul operation, issue valid to your mulDiv
- Once CPU receives ready, store the lower 32-b result to rd
- You might have to design FSM in your CPU





# Supplement: Instruction "ecall"

					_
imm[11:0]	rs1	funct3	rd	opcode	I-type

- Environment call: represent the end of procedure here
- Example:
  - ♦ addi a0, x0, 10
    → 00a00513
  - ecall
- → 00000073 (machine code)
- Pull up the signal o\_finish when all tasks are done inside the processor and cache if implemented
- The testbench will check the answer and golden after
   o\_finish is pull up



### **Outline**

- Announcement & Data Preparation
- Goal & Specifications
- Test Pattern
- Simulation
- ◆ Synthesizable Coding Style Check
- Report
- ◆ Submission
- Grading Policy
- ◆ Appendix



# Test Pattern I0: Leaf Example

- Modified from lecture slides
- The procedure loads a,b,c,d from 0x00010064 0x00010070, and stores the result to 0x00010074
- Simulation:

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\
debug_access+all +v2k +notimingcheck +define+I0
```

```
def leaf(a,b,c,d):
    f = (a+b) - (c+d)
    return f
```

```
.data
a: .word 5
b: .word 6
c: .word 8
d: .word 0
.text
.globl __start
```

0x00010074	00	00	00	03
0x00010070	00	00	00	00
0x0001006c	00	00	00	08
0x00010068	00	00	00	06
0x00010064	00	00	00	05



### **Test Pattern I1: Fact**

- Modified from lecture slides
- ◆ The procedure loads n from 0x0001006c, and stores the result to 0x00010070
- Simulation:

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\
debug_access+all +v2k +notimingcheck +define+I1
```

```
def fact(n):
    if n < 1:
        return 1
    else:
        return n*fact(n-1)</pre>
```

```
.data
n: .word 3
```





#### **Test Pattern I2: HW1**

Design your assembly first (hw1.s)

• 
$$T(n) = \begin{cases} 5T\left(\left\lfloor \frac{n}{2} \right\rfloor\right) + 6n + 4, & if \ n \ge 2\\ 2, & n = 1 \end{cases}$$

- E.g., T(8) = 842, T(13) = 1082
- Implement with recursive function only
- The instructions should be generated by yourself to test this pattern, TA will run this part by TA's golden one.

```
# Todo: Define your own function in HW1
# You should store the output into x10


# Do NOT modify this part!!!

17 references
__start:
la t0, n
lw x10, 0(t0)
jal x1,FUNCTION
la t0, n
sw x10, 4(t0)
addi a0,x0,10
ecall
```



### **Test Pattern I2: HW1**

- Go to simulator
- ◆ Dump code → binary file



1	0x00000317
2	0x00830067
3	0x00000297
4	0x02428293
5	0x0002a503
6	0xff5ff0ef
7	0x00000297
8	0x01428293
9	0x00a2a223
10	0x00a00513
11	0x00000073



#### **Test Pattern I2: HW1**

Save to the pattern directory as:

00\_TB/Pattern/I2/mem\_I.dat

Simulation

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\
debug_access+all +v2k +notimingcheck +define+I2
```




# **Test Pattern I3: Sorting**

- This procedure sorts N numbers and stores them in order back to memory
- ◆ The procedure loads N from 0x000100c0, and sorts numbers in memory banks start at 0x000100c4
- Simulation:

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\
debug access+all +v2k +notimingcheck +define+I3
```

```
def sort(v, n):
    for i in range(n):
        for j in range(i-1,-1,-1):
            if v[j] > v[j+1]:
                v[j], v[j+1] = v[j+1], v[j]
    return v
```

```
.data
       .word 5
       .word
       .word 1
      .word 5
      .word 2
    e: .word
```









### **Pattern Generation**

- Three python codes provided:
  - I0\_leaf\_gen.py
  - I1\_fact\_gen.py
  - I2\_hw1\_gen.py
  - I3\_sort\_gen.py
- ◆ TA will change the variables in \*\_gen.py to generate new test patterns when testing your CPU design



### **Outline**

- Announcement & Data Preparation
- Goal & Specifications
- ◆ Test Pattern
- Simulation
- ◆ Synthesizable Coding Style Check
- Report
- ◆ Submission
- Grading Policy
- ◆ Appendix



### **Simulation**

- There are two files in folder named "code"
  - CHIP.v (your project)
  - tb.v (testbench)
  - memory.v (memory file)
- To run simulation, you should run source command in advance
  - \$ source 00\_license.sh (use given file)



# Simulation (cont.)

- Verilog simulation
  - \$ source 01\_run.sh [I0/I1/I2/I3]
  - TA will run your code with following format of command in 01\_run.sh:

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\
debug_access+all +v2k +notimingcheck +define+$1
```

- The word in the block "\$1" is the instruction set of test pattern.
   Ex: \$ source 01\_run.sh I0
- Make sure to pass every given sets without any error messages.



### **Outline**

- Announcement & Data Preparation
- Goal & Specifications
- ◆ Test Pattern
- Simulation
- Synthesizable Coding Style Check
- Report
- ◆ Submission
- Grading Policy
- ◆ Appendix



## Synthesizable Coding Style Check

Register Name	Туре	Width		Bus	I	MB	I	AR	I	AS	I	SR	I	SS	l	ST
alu_in_reg   counter_reg   shreg_reg   state_reg	Flip-flop   Flip-flop   Flip-flop   Flip-flop	5 64		Y Y Y		N N N	     	Y Y Y		N N N		N N N		N N N		N   N   N   N

- All sequential elements must be flip-flops
- Make sure there is no latches in your design
- Check by Design Compiler
- Command:
  - \$ dv -no\_gui
  - design\_vision> read\_verilog HW2.v
- Exit:
  - design\_vision> exit




#### **Outline**

- Announcement & Data Preparation
- Goal & Specifications
- ◆ Test Pattern
- Simulation
- ◆ Synthesizable Coding Style Check
- Report
- ◆ Submission
- ◆ Grading Policy
- ◆ Appendix



#### Report

 Record the execution cycle number of each instruction set



Instruction Set	Execution cycle
10	131
<b>I</b> 1	
12	
13	

Snapshot the "Register table" in Design Compiler



#### Report

- Work description
  - Draw the block diagram of your CPU architecture
  - Describe how you design the data path of instructions not referred in the lecture slides (jal, jalr, auipc, ...)
  - Describe how you handle multi-cycle instructions (mul, div ...)
  - Describe your observation
- ◆ [BONUS] Cache design
  - Briefly describe your cache architecture
  - Describe how your cache improves time performance
    - > Ex:

Instruction Set	Without Cache	With Cache	Speedup
10	75	75	1
11	680	658	1.03
12	202	180	1.12
13	525	338	1.55

List a work distribution table



#### **Outline**

- Announcement & Data Preparation
- Goal & Specifications
- ◆ Test Pattern
- Simulation
- ◆ Synthesizable Coding Style Check
- Report
- Submission
- ◆ Grading Policy
- ◆ Appendix



#### **Submission**

- Deadline: 23:59, 2023/12/25 (Mon.)
  - Late submission: 50% reduction per day
- Upload Final\_group\_<group\_id>\_vk.zip to NTUCOOL
  - (k is the number of version, k =1,2,...)
  - Final\_group\_<group\_id>\_vk.zip
    - Final\_group\_<group\_id>/
      - CHIP.v
      - report.pdf
  - TA will only check the last version of your homework.



#### **Outline**

- Announcement & Data Preparation
- Goal & Specifications
- ◆ Test Pattern
- Simulation
- ◆ Synthesizable Coding Style Check
- Report
- ◆ Submission
- Grading Policy
- ◆ Appendix



## **Grading Policy**

- Synthesizable design check before grading
- ◆ (60%) Test pattern
  - Each instruction set: 12%
    - Default: 8%
    - Change test pattern: 4 %
  - Hidden pattern: 12%
- ◆ (20%) Execution time performance
  - This would be graded after getting full credit from test pattern
- ◆ **(20% + 5% bonus)** Report
  - 20% CHIP, 5% cache
- (15% bonus) cache implementation
- Other rules:
  - Lose 10-point for any wrong format rule. Don't compress all homework folder.

Total 20% onus for cache



#### DOs and DONTs for the TAs

- TAs are happy to help, but they will NOT debug for you.
- TAs do NOT answer questions not related to the course.
- If you want to discuss with TAs face-to-face, please email the TAs to schedule an appointment instead of stopping by the lab directly.




Cache Implementation & Memory Layout

## **APPENDIX**




## **Memory Layout**

- In Jupiter simulator
- Text
  - Program code
- Data
  - Variables, arrays, etc.
- Stack
  - Automatic storage







Signal Name	I/O	Width	Description
i_clk	ı	1	Clock signal
i_rst_n	I	1	Active low asynchronous reset



Signal Name	I/O	Width	Description
i_proc_cen	I	1	Active <b>high</b> enable signal for read and write
i_proc_wen	I	1	Active <b>high</b> enable signal for write
i_proc_addr	1	32	Data memory address
i_proc_wdata	I	32	Data bus for writing to memory
o_proc_rdata	0	32	Data that processor to access from cache
o_proc_stall	0	1	Active <b>high</b> control signal that asks processor to wait
o_mem_cen	0	1	Set <b>high</b> to enable memory functions
o_mem_wen	0	1	Set <b>high</b> for write, <b>low</b> for read
o_mem_addr	0	32	Data memory address
o_mem_wdata	0	128	Data bus for writing to memory
i_mem_rdata	ı	128	Data that cache to access from memory
i_mem_stall	I	1	Active <b>high</b> control signal that asks cache to wait
o_cache_available	0	1	set this value to 1 if the cache is implemented




Signal Name	I/O	Width	Description
i_proc_finish	I	1	Finish signal from processor (To tell the cache to store all data back to the main memory)
o_cache_finish	0	1	Finish signal to cache (To tell the processor all data is stored back to the main memory)




#### **Memory Data Transportation**

Two transportation approaches for main memory



A. Set o\_cache\_available to 0:32-bit data transport directly to processor



B. Set o\_cache\_available to 1:128-bit data transport to cache




Do not modify the I/O interface!!

```
module Cache#(
       parameter BIT_W = 32,
       parameter ADDR_W = 32
       input i clk,
       input i rst n,
        // processor interface
           input i proc cen,
           input i proc wen,
           input [ADDR W-1:0] i proc addr,
           input [BIT W-1:0] i proc wdata,
           output [BIT W-1:0] o proc rdata,
           output o proc stall,
           input i proc finish,
           output o cache finish,
          memory interface
           output o mem cen,
           output o mem wen,
           output [ADDR_W-1:0] o_mem_addr,
           output [BIT W*4-1:0] o mem wdata,
           input [BIT W*4-1:0] i mem rdata,
           input i mem stall,
           output o cache available
    );
```



## **Specification – Capacity Constraint**

- The capacity of cache should be limited under 2Kb
  - Considering the tolerance, the total register number used to implement the cache must less than 3000
  - Check the number through design-compiler
    - > Ex:





 $\rightarrow$  976 + 1 = 977 < 3000

```
Inferred memory devices in process
       in routine Cache line 1032 in file
              Type
    Register Name
                              Width | Bus
                                              AR | AS |
 data from mem s reg
                    Flip-flop
                               32
                    Flip-flop
                              54272
   cache mem s reg
                                          N
                                                   N
                                                       Ν
                                                           Ν
                                                               N
                    Flip-flop
     state s reg
                                                  N
                                                       N
                                          N
                                                           Ν
                                                               Ν
                    Flip-flop
     mode s req
```






#### **Default connection**

- Connect the memory and processor directly
- Remember to annotate this part if you want to design it by yourself

```
//-----//
// default connection //
assign o_mem_cen = i_proc_cen; //
assign o_mem_wen = i_proc_wen; //
assign o_mem_addr = i_proc_addr; //
assign o_mem_wdata = i_proc_wdata; //
assign o_proc_rdata = i_mem_rdata[0+:BIT_W];//
assign o_proc_stall = i_mem_stall; //
//------//
```




## **Review – Implement Method**





# **Review – Example Architecture**


#### Address (showing bit positions)





## **Example FSM**

You can design it by yourself





#### **Stall**

- When the cache needs to access data from the memory and then wait for several cycles, the i\_proc\_stall signal should be set high to stall the processor.
- A stall is necessary
  - Read miss in write back caches



#### Write through or write back

- Write through
  - Also update memory
  - Easy to implement
  - Longer write latency
- Write back
  - Keep tracking
  - More complex
  - More efficiently
- Write back policy
  - Least Recently Used (LRU)
  - Least Frequently Used (LFU)