

Verilog Simulation & Debugging Tools

數位電路實驗

Author: Trumen

Outline

- VCS
- nWave
- Verdi

VCS

Introduction to VCS

- The Synopsys VCS® functional verification solution is a Verilog digital logic simulator.
- We can use VCS to
 - Compiles the Verilog source files.
 - Elaborates the design and generates a simulation snapshot.
 - Simulates the snapshot.

Before Using VCS

- Source the environment settings of CAD tools.
 > `source /usr/cad/synopsys/CI/vcs.cshrc`
- If you try entering the command “`vcs`” but it turns out “`command not found`,” it means there's something wrong with the “`*.cshrc`” file or the software license is out of date.

Running VCS (1/3)

- Run the Verilog simulation:

```
vcs -full64 -R +v2k ./Lab0_alu_tb.v ./Lab0_alu.v -debug_access+all \  
-P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab \  
/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a
```

- Another choice of running Verilog simulation:

```
vcs -full64 -R -f Lab0_alu_file.f
```

In Lab0_alu_file.f

```
1 +v2k  
2 -debug_access+all  
3 -P /usr/cad/synopsys/v  
4 /usr/cad/synopsys/verd  
5  
6 Lab0_alu_tb.v  
7 Lab0_alu.v
```


Running VCS (2/3)

- For Verilog-2001 support, add
 - +v2k
- For SystemVerilog support, add
 - -sverilog

Running VCS (3/3)

Waveform dumping example for testbench

```
initial begin
    $fsdbDumpfile("exp2_rsa.fsdb");
    $fsdbDumpvars;
end
```

or

```
initial begin
    $dumpfile("exp2_rsa.vcd");
    $dumpvars;
end
```

- ***.fsdb** has smaller file size than ***.vcd**. But `$fsdbDumpfile` cannot work without sourcing **verdi.cshrc**.

> **source /usr/cad/synopsys/CI/verdi.cshrc**

Simulation Results

- Check the simulation result to see if the Verilog design is finished correctly.

```
*Verdi* : Create FSDB file 'alu.fsdb'
*Verdi* : Begin traversing the scope (test_alu), layer (0).
*Verdi* : Enable +mda and +parameter dumping.
*Verdi* : End of traversing.

Congratulations!! Your Verilog Code is correct!!

$finish called from file "./Lab0_alu_tb.v", line 314.
$finish at simulation time          26214620
      V C S   S i m u l a t i o n   R e p o r t
Time: 2621462000 ps
CPU Time:      2.010 seconds;      Data structure size:  0.0Mb
Thu Sep  7 14:20:26 2023
```

nWave

Introduction to nWave


- **nWave** is one of the best waveform (*.vcd or *.fsdb) viewer.
- We can debug easily by checking the waveform file dumped during simulation.

Before Using nWave

- Source the environment settings of CAD tools.
 - > `source /usr/cad/synopsys/CIC/license.csh`
 - > `source /usr/spring_soft/CIC/verdi.cshrc`


Start nWave


- Type the following command:
nWave &
 - Also, the token "&" enable you to use the terminal while Verdi is running in the background.




Just ignore this warning.

Open the FSDB File





Choose Signals



Get Signals (on cad27)

Scope: /testbench/top

Find Signal: *

testbench(testbench)
1 top(exp2_rsa)

Choose signals we
are interested in.

2

V_i[256:0]	oe
a1[255:0]	oe_o
a2[255:0]	ready
a3[255:0]	ready_o
addr[4:0]	reg_sel[1:0]
addr_o[4:0]	reg_sel_o[1:0]
clk	reset
clk_o	reset_o
counter[7:0]	start
counter_MA[8:0]	start_o
data_i[7:0]	state[2:0]
data_i_o[7:0]	state_MA
data_o[7:0]	we

G1

Options...

ALL




busName

3
Apply


4
OK


Cancel

Browse the Whole Waveform





Browse the Specified Interval






Search for Specified Signal







Change Sign Representation





Change Radix Representation






Change Signal Position





Signal Aliasing



Alias Editor (on cad27)

Alias Tables: 1 Slice Tables: 0 Condition Tables: 0

Alias

Slice

Conditional Alias/Slice

Alias Table: state 1

2

Alias

IDLE

INPUT

OUTPUT

PREMA

MA

Note that signal aliasing
one correspondence so
represented in the view
represent what format y
(e.g., binary, hexadeci

Reserved Pattern for <value>: Others

Append...

Save As...

Apply

OK

Cancel

Save Alias Tables to File (on cad27)

/home/raid1_2/userd/f99021/exp2_rsa/state.alias 4

- /home/raid1_2/userd/f99021/exp2_rsa
 - INCA_libs
 - VerdiLog
 - dat
 - nWaveLog
 - verdiLog


- INCA_libs
- VerdiLog
- dat
- nWaveLog
- verdiLog

Filter: *.alias

5


OK

Cancel



Reload the Waveform

- Remember to reload the waveform whenever finishing another Verilog simulation.



The End.

Any question?

Reference

1. "Cadence NC-Verilog Simulator Tutorial" by Cadence
2. "Introduction to Verdi" by Abel Hu
3. "Verdi³ datasheet" by Synopsys