#### **NTUEE DCLAB**

#### **Introduction to SpyGlass**

**Presenter: Jeng-Bang Wang** 

Graduate Institute of Electronics Engineering, National Taiwan University





## Introduction to SpyGlass Lint

- The SpyGlass platform provides designers with insight about their design, early in the process at RTL
- SpyGlass Lint is a comprehensive HDL design rule checker
- We can use SpyGlass Lint to check the coding style of our design and if it is synthesizable



### **Before Using SpyGlass**

Source the environment settings of CAD tools.

source /usr/cad/synopsys/CIC/license.csh

source /usr/cad/synopsys/CIC/spyglass.cshrc



### **Start SpyGlass**


Type the following command

#### spyglass &

The token "&" enable you to use the terminal while Verdi is running in the background.




## **Specify the Design File**






## **Specify the Design File**






# **Specify Top Module Name**





## **Specify Top Module Name**






# **Read Design**

SpyGlass Explorer: spyglass-1.prj@cad29								
		<b>Q</b>	<b>?</b>	M	Add Files	<b>)</b>	TS.	
<u>File</u> <u>E</u> dit	<u>V</u> iew_	<u>T</u> ools	Help_	Design Setup	Read Design	Goal Setup	Analyze Results	
- Add File(s)	☐ <u>A</u> dva	nced Options					4	x
♣ Import Source(s)			Opti	on		Value		
Set Options	Stop Des Ignore D	<b>rel Design Un</b> sign Unit(s) esign Unit(s)			CONV			
Read Design	Interpret Ignore V Ignore V Ignore V Enter Ma Set HDL Searche Specify tl Specify tl Enable S Enable a Allow Du Disable V Run in V	cros for Analys Parameter(s) \ s the specified p he library files in he library direct brary file extens system Verilog f uto-compilation	n pragma bl n pragma bl s falue paths for incl n the source ories containsions Processing n of gateslib Names in Vessing ibility Mode	lock 'translate' lock 'synthesis' lude files design ning libraries into sglib				




# **Read Design**





## **Goal Setup**





### Message Window

