

# DC Lab2 Report

Team 04

B10901163 張顯譽 B10901176 蔡弘祥 B10901179 鄭承瑞

## File Structure

team04\_lab2

|- team04\_lab2\_report

|- src

|- Rsa256Wrapper.sv


|- Rsa256core.sv

|- DE2\_115.qsf

|- DE2\_115.sv

|- DE2\_115.sdc


## System Architecture



## Hardware Scheduling


### Modules / Submodules

1. `RsaPrep`: Do modulo\_product(N, a)




- S\_IDLE: wait for master module call
- S\_CALC: do the for-loop in the pseudocode, need 256 cycles
- S\_DONE: output the result and set the finish signal to 1

2. **RsaMont:** Do montgomery\_algorithm(N, a, b)



- S\_IDLE: wait for master module call
- S\_CALC: do the for-loop in the pseudocode, need 256 cycles
- S\_DONE: output the result and set the finish signal to 1


3. **Rsa256Core:** Do rsa256\_mont(N, y, d)



- S\_IDLE: wait for master module call
- S\_PREP: do modulo\_product(N, a). if done, go to S\_MONT
- S\_MONT: do montgomery\_algorithm(N, m, t) and montgomery\_algorithm(N, t, t) parallelly. if both done, go to S\_MONT

- S\_CALC: do the for-loop in the pseudocode, need 256 cycles. output the result and set the finish signal to 1 in the last cycle

#### 4. Wrapper



#### Algorithm

below algorithm is pseudocode,

```

def modulo_product(N, a):
    """
    Function to perform modular multiplication:  $(2^{256} * a) \% N$ 
    Args:
        N : modulus
        a : operand
    Returns:
        result of the modular product
    """
    t = a
    m = 0
    for i in range(256):
        if (2**256 >> i) & 1:
            if m + t >= N:
                m = m + t - N
            else:
                m = m + t
        if t + t >= N:
            t = t + t - N
        else:
            t = t + t
    return m

```

```

def montgomery_algorithm(N, a, b):
    """
    Montgomery Algorithm to compute  $(a * b * 2^{-256}) \% N$ 
    Args:
        N : modulus
        a : operand 1
        b : operand 2
    Returns:
        result of Montgomery multiplication
    """
    m = 0
    for i in range(256):
        if (a >> i) & 1:
            m += b
            if m % 2 == 1:
                m += N
            m //= 2
    if m >= N:
        m -= N
    return m

```

```

def rsa256_mont(N, y, d):
    m = 1
    t = modulo_product(N, y)
    # Iterate over the bits of the exponent d
    for i in range(256):
        if (d >> i) & 1:
            m = montgomery_algorithm(N, m, t)
            t = montgomery_algorithm(N, t, t)
    return m

```

**Fitter Summary**

Quartus II 64-Bit - C:/Users/user/Desktop/LAB2\_3/LAB2\_3 - DE2\_115

File Edit View Project Assignments Processing Tools Window Help

DE2\_115

Project Navigator

Files

rsa\_qsys/synthesis, src/DE2\_115/DE2\_115, src/DE2\_115/DE2\_115, src/tb.sv, src/Rsa256Wrapper.sv, src/Rsa256Core.sv, output\_files/Chain4, output\_files/Chain1

Tasks

Flow: C Customize...

Compile Des, Analysis, Fitter (F), Assembl, TimeQu, EDA Ne, Program De

Table of Contents

Flow Summary, Flow Settings, Flow Non-Default Global Settings, Flow Elapsed Time, Flow OS Summary, Flow Log, Analysis & Synthesis, Fitter, Summary, Settings, Parallel Compilation, I/O Assignment Warnings, Ignored Assignments, Incremental Compilation Section, Pin-Out File, Resource Section, I/O Rules Section, Device Options, Operating Settings and Conditions, Messages, Suppressed Messages, Flow Messages, Flow Suppressed Messages, TimeQuest Timing Analyzer, Summary, Parallel Compilation, SDC File List, Constraints

Filter Summary

Fitter Status: Successful - Tue Oct 01 19:15:19 2024

Quartus II 64-Bit Version: 15.0.0 Build 145 04/22/2015 SJ Full Version

Revision Name: DE2\_115

Top-level Entity Name: DE2\_115

Family: Cyclone IV E

Device: EP4CE115F29C7

Timing Models: Final

Total logic elements: 6,369 / 114,480 ( 6 % )

Total combinational functions: 5,588 / 114,480 ( 5 % )

Dedicated logic registers: 3,220 / 114,480 ( 3 % )

Total registers: 3220

Total pins: 518 / 529 ( 98 % )

Total virtual pins: 0

Total memory bits: 0 / 3,981,312 ( 0 % )

Embedded Multiplier 9-bit elements: 0 / 532 ( 0 % )

Total PLLs: 1 / 4 ( 25 % )

Messages

Type ID Message

332123 Deriving Clock Uncertainty. Please refer to report\_sdc in TimeQuest to see clock uncertainties.

332146 Worst-case setup slack is 23.967

332146 Worst-case hold slack is 0.180

332146 Worst-case recovery slack is 37.706

332146 Worst-case removal slack is 1.860

332146 Worst-case minimum pulse width slack is 9.400

332114 Report Metastability: Found 1 synchronizer chains.

332102 Design is not fully constrained for setup requirements

332102 Design is not fully constrained for hold requirements

Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings

293000 Quartus II Flow was successful. 0 errors, 661 warnings

System (6) / Processing (258) / 100% 00:04:38

Timing Analyzer

summary

Quartus II 64-Bit - C:/Users/user/Desktop/LAB2\_3/LAB2\_3 - DE2\_115

File Edit View Project Assignments Processing Tools Window Help

DE2\_115

Project Navigator

Files

- rsa\_qsys/synthesis/rsa\_qsys.v
- rsa\_qsys/synthesis/rsa\_qsys.qip
- src/DE2\_115/DE2\_115.sdc
- src/DE2\_115/DE2\_115.sv
- src/tb.sv
- src/Rsa256Wrapper.sv
- src/Rsa256Core.sv

Hierarchy Files Design Units IP Catalog

Tasks

Flow: Compilation Customize...

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming files)

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Flow Messages
- Flow Suppressed Messages
- TimeQuest Timing Analyzer
  - Summary
  - Parallel Compilation
  - SDC File List
  - Clocks
    - Slow 1200mV 85C Model
    - Slow 1200mV 0C Model
    - Fast 1200mV 0C Model

TimeQuest Timing Analyzer Summary

Quartus II Version: Version 15.0.0 Build 145 04/22/2015 SJ Full Version

Revision Name: DE2\_115

Device Family: Cyclone IV E

Device Name: EP4CE115F29C7

Timing Models: Final

Delay Model: Combined

Rise/Fall Delays: Enabled

Messages

Type ID Message

- 332123 Deriving Clock Uncertainty. Please refer to report\_sdc in TimeQuest to see clock uncertainties.
- 332146 Worst-case setup slack is 23.967
- 332146 Worst-case hold slack is 0.180
- 332146 Worst-case recovery slack is 37.706
- 332146 Worst-case removal slack is 1.860
- 332146 Worst-case minimum pulse width slack is 9.400
- 332114 Report Metastability: Found 1 synchronizer chains.
- 332102 Design is not fully constrained for setup requirements
- 332102 Design is not fully constrained for hold requirements
- Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
- 293000 Quartus II Flow was successful. 0 errors, 661 warnings

System (6) Processing (258)

100% 00:04:38

## setup summary

Quartus II 64-Bit - C:/Users/user/Desktop/LAB2\_3/LAB2\_3 - DE2\_115

File Edit View Project Assignments Processing Tools Window Help

DE2\_115

Project Navigator

Files

- rsa\_qsys/synthesis/rsa\_qsys.v
- rsa\_qsys/synthesis/rsa\_qsys.qip
- src/DE2\_115/DE2\_115.sdc
- src/DE2\_115/DE2\_115.sv
- src/tb.sv
- src/Rsa256Wrapper.sv
- src/Rsa256Core.sv

Hierarchy Files Design Units IP Catalog

Tasks

Flow: Compilation Customize...

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming files)

Table of Contents

- Analysis & Synthesis
- Fitter
- Flow Messages
- Flow Suppressed Messages
- TimeQuest Timing Analyzer
  - Summary
  - Parallel Compilation
  - SDC File List
  - Clocks
    - Slow 1200mV 85C Model
      - Fmax Summary
      - Timing Closure Recommendation
      - Setup Summary
      - Hold Summary
      - Recovery Summary
      - Removal Summary
      - Minimum Pulse Width Summary
  - Worst-Case Timing Paths

Slow 1200mV 85C Model Setup Summary

	Clock	Slack	End Point TNS
1	my_qsys[altpll_0]pd1[p17]clk[0]	8.763	0.000

Messages

Type ID Message

- 332123 Deriving Clock Uncertainty. Please refer to report\_sdc in TimeQuest to see clock uncertainties.
- 332146 Worst-case setup slack is 23.967
- 332146 Worst-case hold slack is 0.180
- 332146 Worst-case recovery slack is 37.706
- 332146 Worst-case removal slack is 1.860
- 332146 Worst-case minimum pulse width slack is 9.400
- 332114 Report Metastability: Found 1 synchronizer chains.
- 332102 Design is not fully constrained for setup requirements
- 332102 Design is not fully constrained for hold requirements
- Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
- 293000 Quartus II Flow was successful. 0 errors, 661 warnings

System (6) Processing (258)

100% 00:04:38

## hold

Quartus II 64-Bit - C:/Users/User/Desktop/LAB2\_3/LAB2\_3 - DE2\_115

File Edit View Project Assignments Processing Tools Window Help

DE2\_115

Project Navigator

Files

- rsa\_gsys/synthesis/rsa\_gsys.v
- rsa\_gsys/synthesis/rsa\_gsys.qip
- src/DE2\_115/DE2\_115.sdc
- src/tb.sv
- src/Rsa256Wrapper.sv
- src/Rsa256Core.sv
- output\_ResChain1.cdf
- output\_ResChain1.cdf

Hierarchy Files Design Units IP Catalog

Tasks

Flow: Completion Custom...

Task

- Complete Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming files)
- TimeQuest Timing Analyzer
- EDA Netlist Writer
- Program Device (Open Programmer)

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow QoS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Flow Messages
- Flow Suppressed Messages
- TimeQuest Timing Analyzer
- Summary
- Parallel Compilation
- SDC File List
- Clocks
- Slow 1200mV 85C Model
- Fmax Summary
- Timing Closure Recommendations
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Worst-Case Timing Paths
- Setup: my\_gsys/tbpl\_0j[d1]p[47]s[4]
- Hold: my\_gsys/tbpl\_0j[d1]p[47]s[4]
- Recovery: my\_gsys/tbpl\_0j[d1]p[47]s[4]
- Removal: my\_gsys/tbpl\_0j[d1]p[47]s[4]
- Minimum Pulse Width: CLOCK\_50
- Minimum Pulse Width: CLOCK\_50
- Minimum Pulse Width: CLOCK\_50
- Minimum Pulse Width: my\_gsys/tbpl\_0j[d1]p[47]s[4]
- Datasheet Report
- Metastability Summary
- Slow 1200mV 85C Model
- Fast 1200mV 85C Model
- Full Summary

Messages

Type ID Message

- 332123 Deriving Clock Uncertainty. Please refer to report\_sdc in TimeQuest to see clock uncertainties.
- 332146 Worst-case setup slack is 23.967

System (6) \ Processing (258) /

Quartus II 64-Bit - C:/Users/User/Desktop/LAB2\_3/LAB2\_3 - DE2\_115

File Edit View Project Assignments Processing Tools Window Help

DE2\_115

Project Navigator

Files

- rsa\_gsys/synthesis/rsa\_gsys.v
- rsa\_gsys/synthesis/rsa\_gsys.qip
- src/DE2\_115/DE2\_115.sdc
- src/tb.sv
- src/Rsa256Wrapper.sv
- src/Rsa256Core.sv

Hierarchy Files Design Units IP Catalog

Tasks

Flow: Completion Custom...

Task

- Complete Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming files)

Table of Contents

- Analysis & Synthesis
- Fitter
- Flow Messages
- Flow Suppressed Messages
- TimeQuest Timing Analyzer
- Summary
- Parallel Compilation
- SDC File List
- Clocks
- Slow 1200mV 85C Model
- Fmax Summary
- Timing Closure Recommendation
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Worst-Case Timing Paths

Slow 1200mV 85C Model Minimum Pulse Width Summary

	Clock	Slack	End Point TNS
1	CLOCK_50	9.819	0.000
2	CLOCK_50	16.000	0.000
3	CLOCK_50	16.000	0.000
4	my_gsys/tbpl_0j[d1]p[47]s[4]	19.705	0.000

Messages

Type ID Message

- 332123 Deriving Clock Uncertainty. Please refer to report\_sdc in TimeQuest to see clock uncertainties.
- 332146 Worst-case setup slack is 23.967
- 332146 Worst-case hold slack is 0.180
- 332146 Worst-case recovery slack is 37.706
- 332146 Worst-case removal slack is 1.860
- 332146 Worst-case minimum pulse width slack is 9.400
- 332114 Report Metastability: Found 1 synchronizer chains.
- 332102 Design is not fully constrained for setup requirements
- 332102 Design is not fully constrained for hold requirements
- Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
- 293000 Quartus II Flow was successful. 0 errors, 661 warnings

System (6) \ Processing (258) /



[illegible]

Quantus 6.64-Bit - C:\Users\user\Desktop\LAB2\_3\DE2\_115

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

DE2\_115.adc

Table of Contents

- Temp Closure Recommendations
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Setup: my\_avalutb\_01ad1p47k00
- Hold: my\_avalutb\_01ad1p47k00
- Recovery: my\_avalutb\_01ad1p47k00
- Removal: my\_avalutb\_01ad1p47k00
- Minimum Pulse Width: CLOC2\_30
- Minimum Pulse Width: CLOC2\_30
- Minimum Pulse Width: CLOC2\_30
- Minimum Pulse Width: my\_avalutb\_01ad1p47k00
- Database Report
- Metastability Summary
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Worst-Case Timing Paths
- Database Report
- Past 1200ns IC Model
- Multimer Timing Analysis Summary
- Multimer Database Report Summary
- Advanced LIO Timing
- Clock Transfers
- Report TCS
- Report KSDH
- Unconstrained Paths
- Messages

Task

- Complete Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming file)
- TimeQuest Timing Analysis
- Edit Settings
- View Report
- EDA Toolset Wizard
- Program Device (Open Programmer)

Messages

35 Find... 35 Find Next

Type ID Message

332123 Deriving Clock Uncertainty. Please refer to report\_xdc in TimeQuest to see clock uncertainties.

332144 Worst-case setup slack is 20.947

System ID / Processing 250 /

Quantus 6.64-Bit - C:\Users\user\Desktop\LAB2\_3\DE2\_115

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

DE2\_115.adc

Table of Contents

- Temp Closure Recommendations
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Setup: my\_avalutb\_01ad1p47k00
- Hold: my\_avalutb\_01ad1p47k00
- Recovery: my\_avalutb\_01ad1p47k00
- Removal: my\_avalutb\_01ad1p47k00
- Minimum Pulse Width: CLOC2\_30
- Minimum Pulse Width: CLOC2\_30
- Minimum Pulse Width: CLOC2\_30
- Minimum Pulse Width: my\_avalutb\_01ad1p47k00
- Database Report
- Metastability Summary
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Worst-Case Timing Paths
- Database Report
- Past 1200ns IC Model
- Multimer Timing Analysis Summary
- Multimer Database Report Summary
- Advanced LIO Timing
- Clock Transfers
- Report TCS
- Report KSDH
- Unconstrained Paths
- Messages

Task

- Complete Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming file)
- TimeQuest Timing Analysis
- Edit Settings
- View Report
- EDA Toolset Wizard
- Program Device (Open Programmer)

Messages

35 Find... 35 Find Next

Type ID Message

332123 Deriving Clock Uncertainty. Please refer to report\_xdc in TimeQuest to see clock uncertainties.

332144 Worst-case setup slack is 20.947

System ID / Processing 250 /



Quantus 64-bit - C:\Users\User\Desktop\LAB2\_3\LAB2\_3 - DE2\_115

File Edit View Project Assignments Processing Tools Window Help

DE2\_115

Project Navigator

Table of Contents

Files

Task

Completion

Messages

System ID / Processing /

231213 Deriving Clock Uncertainty. Please refer to report\_edc in TimeQuest to see clock uncertainties.

231214 Worst-case return slack is 23.567

100% 00:04:38

Quantus 64-bit - C:\Users\User\Desktop\LAB2\_3\LAB2\_3 - DE2\_115

File Edit View Project Assignments Processing Tools Window Help

DE2\_115

Project Navigator

Table of Contents

Files

Task

Completion


Messages


System ID / Processing /

231213 Deriving Clock Uncertainty. Please refer to report\_edc in TimeQuest to see clock uncertainties.

231214 Worst-case return slack is 23.567

100% 00:04:38





## 遇到的問題與解決辦法，心得與建議

遇到的問題：很多簡報的部分沒有寫清楚，例如輸入格式，還有一個是 **Rsa256Core** 不能用 **always comb**(會報錯，助教可以補充在 **slide** 上)，以及一個是 **rst** 要改成 **reset**，還有一個是 **S\_Write** 結束時，**bytecounter** 要設成 **64**(因為他沒有要再讀 **n,d**)，坑太多，族繁不及備載。

好險我們不會屈服於困難，和第二組並肩作戰，最後在實驗室搞了 **5** 個小時終於完成。

心得：做出來的那瞬間就是 **decipher 3** 的輸出值。