Task3

September 27, 2020

```
[1]: %matplotlib inline
    # Importing standard Qiskit libraries and configuring account
    from qiskit import QuantumCircuit, execute, Aer, IBMQ
    from qiskit.compiler import transpile, assemble
    from qiskit.tools.jupyter import *
    from qiskit.visualization import *
    # Loading your IBM Q account(s)
    provider = IBMQ.load_account()
```

/opt/conda/lib/python3.7/site-packages/qiskit/providers/ibmq/ibmqfactory.py:192: UserWarning: Timestamps in IBMQ backend properties, jobs, and job results are all now in local time instead of UTC.

warnings.warn('Timestamps in IBMQ backend properties, jobs, and job results '

```
[2]: import numpy as np from qiskit.circuit import QuantumRegister
```


```
[3]: def convert(qc, gate, params, qregs, cregs = None):
         if gate == 'id':
             return
         elif gate == 'h': # -iH
             add_r_gate(qc, 'rz', np.pi/2, qregs[0])
             add_r_gate(qc, 'rx', np.pi/2, qregs[0])
             add_r_gate(qc, 'rz', np.pi/2, qregs[0])
         elif gate == 'x': # -iX
             add_r_gate(qc, 'rx', np.pi, qregs[0])
         elif gate == 'y': \# -iY
             convert(qc, 'ry', [np.pi], qregs)
         elif gate == 'z': \# -iZ
             add_r_gate(qc, 'rz', np.pi, qregs[0])
         elif gate == 'rx':
             add_r_gate(qc, 'rx', params[0], qregs[0])
         elif gate == 'ry':
             add_r_gate(qc, 'rz', np.pi/2, qregs[0])
             add_r_gate(qc, 'rx', params[0], qregs[0])
             add_r_gate(qc, 'rz', -np.pi/2, qregs[0])
         elif gate == 'rz':
             add_r_gate(qc, 'rz', params[0], qregs[0])
```

```
elif gate == 'cx':
    convert(qc, 'h', None, [qregs[1]])
    add_cz(qc, *qregs)
    convert(qc, 'h', None, [qregs[1]])
elif gate == 'cz':
    add_cz(qc, *qregs)
elif gate == 'barrier':
    qc.barrier(*qregs) # qregs?
elif gate == 'measure':
    qc.measure(qregs[0],cregs[0])
```

```
[5]: def add_r_gate(qc, r_gate, theta, i):
         if prev_gate[i] is not None and prev_gate[i].name == r_gate:
             print(f'merged {r_gate} on q{i}')
             prev_gate[i].params[0] += theta # repetition optimization
         else:
             prev_gate[i] = getattr(qc, r_gate)(theta, i)[0] # keep track
         # periodicity optimization, 2pi periodicity discarding global phase
         if prev_gate[i] is not None and (prev_gate[i].params[0]/np.pi) % 2 < 1e-4:
             # remove gate and set last previous gate to prev_gate
             remove_gate(qc, prev_gate[i], i)
             prev_gate[i] = find_last_prev_gate(qc, i)
     # add cz gate
     def add_cz(qc, i, j):
         if prev_gate[i] is not None and prev_gate[i] is prev_gate[j]:
             remove_gate(qc, prev_gate[i], i)
             prev_gate[i] = find_last_prev_gate(qc, i)
             prev_gate[j] = find_last_prev_gate(qc, j)
         else:
             prev_gate[i] = qc.cz(i,j)[0] # keep track
```


```
prev_gate[j] = prev_gate[i] # on both qubit
```

[6]:



```
[7]: | qdict = {qubit : i for i,qubit in enumerate(qc_in.qubits)}
                     cdict = {clbit : i for i,clbit in enumerate(qc_in.clbits)}
                     prev_gate = [None]*qc_in.num_qubits
                     qc_out = QuantumCircuit(qc_in.num_qubits, qc_in.num_clbits)
                     for instr,qregs,cregs in qc_in.data:
                                      convert(qc_out, instr.name, instr.params,
                                                                                                      [qdict[qubit] for qubit in qregs],
                                                                                                      [cdict[clbit] for clbit in cregs])
                     print(f'\n0verhead: (+ {len(qc_out.data) - len(qc_in.data)}) or (x {len(qc_out.data)}) or (x {

data) / len(qc_in.data):.3f})')
                     qc_out.draw()
                 merged rz on q0
                  merged rz on q0
                  removed rz from q0 with theta = 2.00*pi
                  merged rx on q0
                 Overhead: (+ 4) or (x 1.571)
[7]:
```



[8]: # comparison with transpiler transpile(qc_out, basis_gates=['cz','rx','rz'], optimization_level=3).draw()

[8]:

