SimpleScalar Tool Set

prepared by Hussein al-Zoubi

Table of contents:

sim-bpred

sim-cache

sim-cheetah

sim-outorder

sim-profile

sim-safe

Command lines

Notes on using SimpleScalar

Examples

Resources

sim-bpred

```
sim-bpred: Version 2.0 of July, 1997.
Copyright (c) 1994-1997 by Todd M. Austin. All Rights Reserved.
Usage: sim-bpred {-options} executable {arguments}
sim-bpred: This simulator implements a branch predictor analyzer.
                                      <default> # description
# -option
                <args>
-config
             <string>
                                         <null> # load configuration from a file
-dumpconfig <string>
                                         <null> # dump configuration to a file
                <true|false>
                                          false # print help message
-h
                <true|false>
                                          false # verbose operation
```

```
1/31/2016
                                            New Page 1
                  <true|false>
                                             false # enable debug message
 -d
                  <true|false>
 -i
                                             false # start in Dlite debugger
 -seed
                  <int>
                                                 1 # random number generator seed (0
 for timer seed)
                                             false # initialize and terminate
 -a
                  <true|false>
 immediately
                                             bimod # branch predictor type
 -bpred
                  <string>
 {nottaken|taken|bimod|2lev|comb}
                                    # 2048 # bimodal predictor config ()
 -bpred:bimod
                  <int>
                                    # 1 1024 8 0 # 2-level predictor config (<llsize>
 -bpred:2lev
                  <int list...>
 <12size> <hist size> <xor>)
 -bpred:comb
                                    # 1024 # combining predictor config
                  <int>
 (<meta table size>)
                                                 8 # return address stack size (0 for
 -bpred:ras
                  <int>
 no return stack)
                                    # 512 4 # BTB config (<num sets> <associativity>)
 -bpred:btb
                  <int list...>
   Branch predictor configuration examples for 2-level predictor:
     Configurations: N, M, W, X
           # entries in first level (# of shift register(s))
           width of shift register(s)
       W
           # entries in 2nd level (# of counters, or other FSM)
       Χ
           (yes-1/no-0) xor history and address for 2nd level index
     Sample predictors:
       GAq
               : 1, W, 2^W, 0
               : 1, W, M (M > 2^N), 0
       GAp
       PAg
               : N, W, 2^W, 0
               : N, W, M (M == 2^{(N+W)}), 0
       gshare : 1, W, 2^W, 1
   Predictor `comb' combines a bimodal and a 2-level predictor.
```

sim-cache

sim-cache: Version 2.0 of July, 1997.

Copyright (c) 1994-1997 by Todd M. Austin. All Rights Reserved.

Usage: sim-cache {-options} executable {arguments}

sim-cache: This simulator implements a functional cache simulator. Cache statistics are generated for a user-selected cache and TLB configuration, which may include up to two levels of instruction and data cache (with any levels unified), and one level of instruction and data TLBs. No timing information is generated.

#

```
# -option
                                        <default> # description
                 <args>
                                           <null> # load configuration from a file
-config
                 <string>
-dumpconfig
                 <string>
                                           <null> # dump configuration to a file
                 <true|false>
                                            false # print help message
-h
                 <true|false>
-v
                                            false # verbose operation
-d
                 <true|false>
                                            false # enable debug message
                 <true|false>
                                            false # start in Dlite debugger
-i
-seed
                 <int>
                                                1 # random number generator seed (0
for timer seed)
                                            false # initialize and terminate
                 <true|false>
-q
immediately
-cache:dl1
                 <string>
                                   # dl1:256:32:1:1 # l1 data cache config, i.e.,
{<confiq>|none}
-cache:dl2
                                   # ul2:1024:64:4:1 # 12 data cache config, i.e.,
                 <string>
{<config>|none}
                                   # il1:256:32:1:1 # l1 inst cache config, i.e.,
-cache:il1
                 <string>
{<config>|dl1|dl2|none}
-cache:il2
                 <string>
                                              dl2 # 12 instruction cache config,
i.e., {<config>|dl2|none}
-tlb:itlb
                                   # itlb:16:4096:4:1 # instruction TLB config, i.e.,
                 <string>
{<config>|none}
-tlb:dtlb
                 <string>
                                   # dtlb:32:4096:4:1 # data TLB config, i.e.,
{<config>|none}
-flush
                 <true|false>
                                            false # flush caches on system calls
                                            false # convert 64-bit inst addresses to
                 <true|false>
-icompress
32-bit inst equivalents
-pcstat
                 <string list...> #
                                           <null> # profile stat(s) against text
addr's (mult uses ok)
```

```
The cache config parameter <config> has the following format:
  <name>:<nsets>:<bsize>:<assoc>:<repl>
          - name of the cache being defined
  <nsets> - number of sets in the cache
  <br/>bsize> - block size of the cache
  <assoc> - associativity of the cache
  <repl> - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random
            -cache:dl1 dl1:4096:32:1:1
  Examples:
              -dtlb dtlb:128:4096:32:r
Cache levels can be unified by pointing a level of the instruction cache
hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
configuration arguments. Most sensible combinations are supported, e.g.,
   A unified 12 cache (il2 is pointed at dl2):
    -cache:il1 il1:128:64:1:1 -cache:il2 dl2
    -cache:dl1 dl1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1
  Or, a fully unified cache hierarchy (ill pointed at dl1):
    -cache:il1 dl1
    -cache:dl1 ul1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1
```

sim-cheetah

```
sim-cheetah: Version 2.0 of July, 1997.

Copyright (c) 1994-1997 by Todd M. Austin. All Rights Reserved.

Portions Copyright (C) 1989-1993 by Rabin A. Sugumar and Santosh G. Abraham.

Usage: sim-cheetah {-options} executable {arguments}

sim-cheetah: This program implements a functional simulator driver for

Cheetah. Cheetah is a cache simulation package written by Rabin Sugumar and Santosh Abraham which can efficiently simulate multiple cache configurations in a single run of a program. Specifically, Cheetah can
```

simulate ranges of single level set-associative and fully-associative caches. See the directory libcheetah/ for more details on Cheetah.

-option <default> # description <args> -config <string> <null> # load configuration from a file -dumpconfig <string> <null> # dump configuration to a file <true|false> false # print help message -h <true|false> false # verbose operation -77 <true|false> -d false # enable debug message <true|false> false # start in Dlite debugger -i <int> 1 # random number generator seed (0 -seed for timer seed) <true|false> false # initialize and terminate immediately -refs <string> data # reference stream to analyze, i.e., {inst|data|unified} <string> lru # replacement policy, i.e., lru or -R opt -Csa # cache configuration, i.e., fa, <string> sa, or dm 7 # min number of sets (log base 2, <int> line size for DM) 14 # max number of sets (log base 2, -b <int> line size for DM) -1 4 # line size of the caches (log base # <int> 2) 1 # max degree of associativity to <int> # analyze (log base 2) 512 # cache size intervals at which -in <int> miss ratio is shown 524288 # maximum cache size of interest -M<int> -c <int> 16 # size of cache (log base 2) for DM analysis

sim-outorder

sim-outorder: Version 2.0 of July, 1997.

Copyright (c) 1994-1997 by Todd M. Austin. All Rights Reserved.

Usage: sim-outorder {-options} executable {arguments}

sim-outorder: This simulator implements a very detailed out-of-order issue superscalar processor with a two-level memory system and speculative execution support. This simulator is a performance simulator, tracking the latency of all pipeline operations.

#

#

-config <string> # <null> # load configuration from a file

-dumpconfig <string> # <null> # dump configuration to a file

-h <true|false> # false # print help message

-v <true|false> # false # verbose operation

-d <true|false> # false # enable debug message

-i <true|false> # false # start in Dlite debugger

-seed <int> # 1 # random number generator seed (0

for timer seed)

-q <true|false> # false # initialize and terminate

immediately

-ptrace <string list...> # <null> # generate pipetrace, i.e.,

<fname|stdout|stderr> <range>

-fetch:ifqsize <int> # 4 # instruction fetch queue size (in

insts)

-fetch:mplat <int> # 3 # extra branch mis-prediction

latency

-fetch:speed <int> # 1 # speed of front-end of machine

relative to execution core

-bpred <string> # bimod # branch predictor type

{nottaken|taken|perfect|bimod|2lev|comb}

-bpred:bimod <int> # 2048 # bimodal predictor config ()

-bpred:2lev <int list...> # 1 1024 8 0 # 2-level predictor config (<l1size>

<12size> <hist size> <xor>)

-bpred:comb <int> # 1024 # combining predictor config

(<meta_table_size>)

1/31/2016			New Page 1
<pre>-bpred:ras no return stack)</pre>	<int></int>	#	8 # return address stack size (0 for
-bpred:btb	<int list=""></int>	#	512 4 # BTB config (<num_sets> <associativity>)</associativity></num_sets>
-bpred:spec_updain {ID WB} (defai	_		# <null> # speculative predictors update</null>
<pre>-decode:width (insts/cycle)</pre>	<int></int>	#	4 # instruction decode B/W
<pre>-issue:width (insts/cycle)</pre>	<int></int>	#	4 # instruction issue B/W
-issue:inorder	<true false></true false>	#	false # run pipeline with in-order issue
<pre>-issue:wrongpath execution paths</pre>	<true false></true false>	#	true # issue instructions down wrong
<pre>-commit:width (insts/cycle)</pre>	<int></int>	#	4 # instruction commit B/W
-ruu:size	<int></int>	#	16 # register update unit (RUU) size
-lsq:size	<int></int>	#	8 # load/store queue (LSQ) size
-cache:dl1 { <config> none}</config>	<string></string>	#	dl1:128:32:4:1 # 11 data cache config, i.e.,
-cache:dlllat cycles)	<int></int>	#	1 # 11 data cache hit latency (in
-cache:dl2 { <config> none}</config>	<string></string>	#	ul2:1024:64:4:1 # 12 data cache config, i.e.,
-cache:dl2lat cycles)	<int></int>	#	6 # 12 data cache hit latency (in
-cache:ill { <config> dl1 dl:</config>	<string> 2 none}</string>	#	il1:512:32:1:1 # 11 inst cache config, i.e.,
-cache:illlat (in cycles)	<int></int>	#	1 # 11 instruction cache hit latency
-cache:il2 i.e., { <config> </config>	<string> dl2 none}</string>	#	dl2 # 12 instruction cache config,
-cache:il2lat (in cycles)	<int></int>	#	6 # 12 instruction cache hit latency
-cache:flush	<true false></true false>	#	false # flush caches on system calls
-cache:icompress		#	false # convert 64-bit inst addresses to
-mem:lat <inter_chunk>)</inter_chunk>	<int list=""></int>	#	18 2 # memory access latency (<first_chunk></first_chunk>
-mem:width bytes)	<int></int>	#	8 # memory access bus width (in

```
# itlb:16:4096:4:1 # instruction TLB config, i.e.,
-tlb:itlb
                 <string>
{<config>|none}
-tlb:dtlb
                 <string>
                                  # dtlb:32:4096:4:1 # data TLB config, i.e.,
{<config>|none}
-tlb:lat
                 <int>
                                               30 # inst/data TLB miss latency (in
cycles)
                                                4 # total number of integer ALU's
-res:ialu
                 <int>
available
-res:imult
                 <int>
                                                1 # total number of integer
multiplier/dividers available
-res:memport
                 <int>
                                   #
                                                2 # total number of memory system
ports available (to CPU)
-res:fpalu
                 <int>
                                                4 # total number of floating point
ALU's available
-res:fpmult
                 <int>
                                                1 # total number of floating point
multiplier/dividers available
                                          <null> # profile stat(s) against text
                 <string list...> #
addr's (mult uses ok)
-bugcompat
                 <true|false>
                                  #
                                          false # operate in backward-compatible
bugs mode (for testing only)
```

Pipetrace range arguments are formatted as follows:

```
{{@|#}<start>}:{{@|#|+}<end>}
```

Both ends of the range are optional, if neither are specified, the entire execution is traced. Ranges that start with a `@' designate an address range to be traced, those that start with an `#' designate a cycle count range. All other range values represent an instruction count range. The second argument, if specified with a `+', indicates a value relative to the first argument, e.g., 1000:+100 == 1000:1100. Program symbols may be used in all contexts.

```
Examples: -ptrace FOO.trc #0:#1000
-ptrace BAR.trc @2000:
-ptrace BLAH.trc :1500
-ptrace UXXE.trc :
```

-ptrace FOOBAR.trc @main:+278

```
Branch predictor configuration examples for 2-level predictor:
  Configurations:
                  N, M, W, X
        # entries in first level (# of shift register(s))
        width of shift register(s)
    Μ
        # entries in 2nd level (# of counters, or other FSM)
        (yes-1/no-0) xor history and address for 2nd level index
    Χ
  Sample predictors:
    GAq
           : 1, W, 2^W, 0
           : 1, W, M (M > 2^N), 0
    GAp
    PAg
           : N, W, 2^W, 0
           : N, W, M (M == 2^{(N+W)}), 0
    PAp
    gshare : 1, W, 2^W, 1
Predictor `comb' combines a bimodal and a 2-level predictor.
 The cache config parameter <config> has the following format:
   <name>:<nsets>:<bsize>:<assoc>:<repl>
   <name>
          - name of the cache being defined
  <nsets> - number of sets in the cache
  <br/>bsize> - block size of the cache
  <assoc> - associativity of the cache
  <repl> - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random
  Examples:
            -cache:dl1 dl1:4096:32:1:1
              -dtlb dtlb:128:4096:32:r
Cache levels can be unified by pointing a level of the instruction cache
hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
configuration arguments. Most sensible combinations are supported, e.g.,
   A unified 12 cache (il2 is pointed at dl2):
```

-cache:il1 il1:128:64:1:1 -cache:il2 dl2

-cache:dl1 dl1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1

1/31/2016

```
New Page 1
     Or, a fully unified cache hierarchy (ill pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1
sim-profile
```

sim-profile: Version 2.0 of July, 1997. Copyright (c) 1994-1997 by Todd M. Austin. All Rights Reserved. Usage: sim-profile {-options} executable {arguments} sim-profile: This simulator implements a functional simulator with profiling support. Run with the `-h' flag to see profiling options available.

# -option	<args></args>	#	<default></default>	#	description
#					
-config	<string></string>	#	<null></null>	#	load configuration from a file
-dumpconfig	<string></string>	#	<null></null>	#	dump configuration to a file
-h	<true false></true false>	#	false	#	print help message
-v	<true false></true false>	#	false	#	verbose operation
-d	<true false></true false>	#	false	#	enable debug message
-i	<true false></true false>	#	false	#	start in Dlite debugger
-seed for timer seed)	<int></int>	#	1	#	random number generator seed (0
-q immediately	<true false></true false>	#	false	#	initialize and terminate
-all	<true false></true false>	#	false	#	enable all profile options
-iclass profiling	<true false></true false>	#	false	#	enable instruction class
-iprof	<true false></true false>	#	false	#	enable instruction profiling
-brprof profiling	<true false></true false>	#	false	#	enable branch instruction
-amprof	<true false></true false>	#	false	#	enable address mode profiling
-segprof	<true false></true false>	#	false	#	enable load/store address segment

profiling

1/31/2016			New Page 1
-tsymprof	<true false></true false>	#	<pre>false # enable text symbol profiling</pre>
-taddrprof	<true false></true false>	#	<pre>false # enable text address profiling</pre>
-dsymprof	<true false></true false>	#	false # enable data symbol profiling
-internal during symbol pr	<true false></true false>	#	<pre>false # include compiler-internal symbols</pre>
-pcstat addr's (mult use	<pre><string list=""> s ok)</string></pre>	#	<null> # profile stat(s) against text</null>

sim-safe

rather than speed.

sim-safe: Version 2.0 of July, 1997.

Copyright (c) 1994-1997 by Todd M. Austin. All Rights Reserved.

Usage: sim-safe {-options} executable {arguments}

sim-safe: This simulator implements a functional simulator. This

functional simulator is the simplest, most user-friendly simulator in the

simplescalar tool set. Unlike sim-fast, this functional simulator checks

for all instruction errors, and the implementation is crafted for clarity

```
# -option
                 <args>
                                       <default> # description
-config
                 <string>
                                           <null> # load configuration from a file
-dumpconfig
                                           <null> # dump configuration to a file
                 <string>
                 <true|false>
                                            false # print help message
-h
                 <true|false>
                                            false # verbose operation
                 <true|false>
                                            false # enable debug message
-d
                 <true|false>
                                            false # start in Dlite debugger
-i
                 <int>
-seed
                                                1 # random number generator seed (0
for timer seed)
                 <true|false>
                                            false # initialize and terminate
immediately
```

Command lines for SPEC CPU2000

Integer benchmarks

Benchmark: 164.gzip

Command Line: gzip00.peak.ev6 input.source 60

Benchmark: 175.vpr

Command Line: vpr00.peak.ev6 net.in arch.in place.in route.out -nodisp -route only -

route chan width 15 -pres fac mult 2 -acc fac 1 -first iter pres fac 4 -

initial pres fac 8

Benchmark: 176.gcc

Command Line: gcc00.peak.ev6 166.i -o 166 2.s

Benchmark: 181.mcf

Command Line: mcf00.peak.ev6 inp.in

Benchmark: 186.crafty

Command Line: crafty00.peak.ev6

Benchmark: 197.parser

Command Line: parser00.peak.ev6 2.1.dict -batch

Benchmark: 252.eon

Command Line: eon00.peak.ev6 chair.control.cook chair.camera chair.surfaces

chair.cook.ppm ppm pixels_out.cook

Benchmark: 253.perlbmk

Command Line: perlbmk00.peak.ev6 diffmail.pl 2 550 15 24 23 100

Benchmark: 254.gap

Command Line: gap00.peak.ev6 -1 . -q -m 64M

Benchmark: 255.vortex

Command Line: vortex00.peak.ev6 lendian1.raw

Benchmark: 256.bzip2

Command Line: bzip200.peak.ev6 input.source 58

Benchmark: 300.twolf

Command Line: twolf00.peak.ev6 ref

Floating point benchmarks

Benchmark: 168.wupwise

Command Line: wupwise00.peak.ev6

Benchmark: 171.swim

Command Line: swim00.peak.ev6

Benchmark: 172.mgrid

Command Line: mgrid00.peak.ev6

Benchmark: 173.applu

Command Line: applu00.peak.ev6

Benchmark: 177.mesa

Command Line: mesa00.peak.ev6 -frames 1000 -meshfile mesa.in -ppmfile mesa.ppm

Benchmark: 178.galgel

Command Line: galge100.peak.ev6

Benchmark: 179.art

Command Line: art00.peak.ev6 -scanfile c756hel.in -trainfile1 a10.img -trainfile2

hc.img -stride 2 -startx 110 -starty 200 -endx 160 -endy 240 -objects 10

Benchmark: 183.equake

Command Line: equake00.peak.ev6

Benchmark: 187.facerec

Command Line: facerec00.peak.ev6

Benchmark: 188.ammp

Command Line: ammp00.peak.ev6

Benchmark: 189.lucas

Command Line: lucas00.peak.ev6

Benchmark: 191.fma3d

Command Line: fma3d00.peak.ev6

Benchmark: 200.sixtrack

Command Line: sixtrack00.peak.ev6

Benchmark: 301.apsi

Command Line: apsi00.peak.ev6

Notes on using SimpleScalar

- (1) Read SimpleScalar Tutorial.
- (2) Download 631ssAlpha.tgz (for Linux, 20,033,842 bytes) or 631ssAlpha-Cygwin.tgz (for Cygwin, 19,844,137 bytes). Unzip it (tar xvzf cpe631Alpha.tgz).

This archive includes all necessary simulators from SimpleScalar tool suite and Alpha binaries of SPEC CPU2000 benchmarks. Some of the simulators have been modified by our research group members, e.g., sim-cache in order to allow you to skip the specified number of instructions.

If you have a PC running Linux you might want to install full SimpleScalar suit which includes program development environment for PISA instruction set architecture (MIPS like) and ARM instruction set architecture. Links are on the course Web site.

(3) Be sure that you have SPEC CPU2000 (SED contact person is Mr. David Austin). You can install or just copy it. Let�s say that home directory of SPEC CPU2000 is \$SPEC_HOME.

(4) Steps to do:

```
# create a working directory
mkdir work
cd work
mkdir 172.mgrid # e.g., you want to simulate 172.mgrid application
cd 172.mgrid
# now you can copy inputs for this application
# into your working directory;
# with Cygwin you can use Explorer to move necessary input file mgrid.in
cp $SPEC HOME/spec cpu2000/benchspec/CFP2000/172.mgrid/data/ref/input/mgrid.in .
# let s say $SS HOME is where you unzipped 631ssAlpha
# to run simulation type in (one line command)
$SS HOME/631ssAlpha/mysimplesim pff log/sim-cache -fastfwd 500000000 -max:inst
500000000 -redir:sim u2 32KB.txt -cache:il1 il1:512:64:1:f -cache:dl1 dl1:512:64:1:f
-cache:il2 none -cache:dl2 ul2:2048:64:4:1
$SS HOME/631ssAlpha/spec2000binaries/mgrid00.peak.ev6 < mgrid.in
# this will run sim-cache functional cache simulator for mgrid00 SPEC CPU
application;
# input for this application is given in the file mgrid.in
# tested cache configuration is 8KB L1I, 8KB L1D, and 32KB L2U;
# first 500M instructions will be skipped, and then 500M simulated.
# you can prepare a command file, e.g., 172mgrid.sh to include command lines for
# all runs for your homework (u2 is 32KB, 64KB, ...).
```

Example 1:

```
SS_HOME/631ssAlpha/arAlpha/mysimplesim_pff_log/sim-cache -max:inst 2000000000 - redir:sim crafty_cache_f2b_l.txt -cache:il1 il1:256:64:1:f -cache:dl1 dl1:128:32:8:r -cache:il2 dl2 -cache:dl2 ul2:256:64:16:1 $$SS_HOME/631ssAlpha/spec2000binaries/crafty00.peak.ev6 < crafty.in
```

This command line runs the sim-cache simulator for 2 billion instructions. It stores the output in crafty_cache_f2b_l.txt file. There are two levels of caches: L1 contains IL1 with 256 sets, 64 B block size, direct mapped, and fifo replacement policy with a total size of 16 KB; and DL1 with 128 sets, 32 B block size, 8-way set associative, and random

replacement policy with a total size of 32 KB.

Example 2:

```
SS_HOME/631ssAlpha/arAlpha/mysimplesim_pff_log/sim-outorder -redir:sim Current-outorder.txt -cache:il1 il1:64:8:32:l -cache:dl1 dl1:64:8:32:l -fetch:ifqsize 2 -bpred nottaken -decode:width 1 -issue:width 1 -issue:inorder true -res:ialu 1 -res:fpalu 1 -res:fpmult 1 -cache:dl2 none -cache:il2 none -mem:width 4 -mem:lat 12 1 $SSS_HOME/631ssAlpha/spec2000binaries/gcc00.peak.ev6 scilab.i -o scilab.s
```

This command line runs the sim-outorder simulator. The output goes to Current-outorder.txt file. IL1 has 64 sets, 8 B block size, 32-way set associative, and least recently used replacement policy with a total size of 16 KB. DL1 is the same as IL1. Instruction fetch queue size: 2 instructions. Branch prediction scheme: not-taken. Instruction decode bandwidth: 1 instruction per cycle. Instruction issue bandwidth: 1 instruction per cycle. In-order issue. There is one INT ALU unit, one FP ALU unit, 1 FP multiplier. there is no L2 instruction or data caches. Memory access bus width: 4 B. Memory latency has 12 cycles for the first_chunk, and 1 cycle for inter_chunk.

Example 3:

```
SS_HOME/631ssAlpha/arAlpha/mysimplesim_pff_log/sim-cheetah -redir:sim sim-cheetah.txt -R opt -C sa -a 5 -b 14 -l 4 -n 2 $SS HOME/631ssAlpha/spec2000binaries/parser00.peak.ev6 ./2.1.dict - batch < ref.in
```

This command line runs the sim-cheetah simulator. with optimal replacement policy. Set associative cache. The number of sets ranges from 5 to 14. Block size of 4 B. And associativity ranges from direct-mapped to 2-way set associative.

SimpleScalar resources

- Web page: http://www.simplescalar.com
- Mailing list: http://ord.eecs.umich.edu/ss_archives/
- SimpleScalar Version 4.0 Test Releases: http://www.simplescalar.com/v4test.html
- SimpleScalar Documentation: <u>Documentation</u>
- SimpleScalar users guide: users guide v2.pdf

Benchmarks:

MiBench Embedded Benchmark Suite: http://www.eecs.umich.edu/mibench/

Standard Performance Evaluation Corporation (SPEC): http://www.spec.org/

Inputs for SPEC CPU applications

(http://www.cag.lcs.mit.edu/~kbarr/cag/spec2000-commandlines.html)