
Report : timing
-path full
-delay max
-max_paths 1

Design: s35932_bench Version: H-2013.03-SP5-3 Date: Sat Nov 21 16:44:36 2015

A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c Library: saed32rvt_tt1p05v25c

Wire Load Model Mode: enclosed

Startpoint: TM0 (input port clocked by blif_clk_net)
Endpoint: DATA_9_0 (output port clocked by blif_clk_net)

Path Group: blif_clk_net

Path Type: max

Des/Clust/Port Wire Load Model Library

Point	Incr	Path		
clock blif_clk_net (rise edg clock network delay (ideal) input external delay	,	0.00 0.20 .00	0.00 0.20 1.20 r	
TM0 (in)	0.00			
U9230/Y (INVX2) U9487/Y (XNOR3X1)		0.18	1.51 r	
U9526/Y (XNOR2X1) DATA_9_0 (out)	0	0.09	1.61 r	
data arrival time		1.61		
clock blif_clk_net (rise edg clock network delay (ideal)	,	5.00 0.20	5.00 5.20	
clock uncertainty output external delay	-0.	30 4 1.00	4.90 3.90	
data required time		3.90		
data required time data arrival time		3.90 -1.61		
slack (MET)		2.29		