

Introduction

In the first report of this experimental project, we got familiar with the SimpleScalar toolset along with its processor instruction set architecture in the beginning. Next, the MCF benchmark was analyzed and reviewed. The execution commands for running Super Seven functionalities were mentioned and explained in the third section. In the rest, the outputs were analyzed briefly, the arguments were mentioned, and the simulation results were delivered.

In this report, the modified commands in this experiment are compared against the original commands. Next, the simulation results are delivered for the Super Seven functionalities. The important information from the results are extracted from the original and modified results and compared against each other. The simulation results are delivered at last.

Modified Commands Vs. Original Commands

***** **BPRED** *****

Original Command = `../sim-bpred -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in`

Modified Command = `../sim-bpred -bpred:bimod 1024 -dumpconfig
config_file.config /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/inp.in`

***** **CACHE** *****

Original Command = `../sim-cache -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in`

Modified Command = `../sim-cache -cache:dl1 dl1:256:32:4:1 -cache:il1
il1:256:32:4:1 -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in`

***** **EIO** *****

Original Command = `../sim-eio -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in`

Modified Command = `../sim-eio -fastfwd 1000 -dumpconfig
config_file.config /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/inp.in`

***** **FAST** *****

Original Command = `../sim-fast -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in`

Modified Command = `../sim-fast -v true -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in`

***** OUT-OF-ORDER *****

Original Command = `../sim-outorder -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in`

Modified Command = `../sim-outorder -issue:width 8 -dumpconfig
config_file.config /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/inp.in`

***** PROFILE *****

Original Command = `../sim-profile -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in`

Modified Command = `../sim-profile -iprof true -dumpconfig
config_file.config /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/inp.in`

***** SAFE *****

Original Command = `../sim-safe -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in`

Modified Command = `../sim-safe -max:inst 10000000 -dumpconfig
config_file.config /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/inp.in`

Analysis of Simulation Results

The total number of executed branches in both original and modified versions of the **BPRED** functionality is 12,052,458,319, which causes having instruction per branch (IPB) of 4.0716 or branch per instruction of 0.2456. This shows that approximately 25% of the instructions are branch-related. By reducing the bimodal predictor table size from 2048 to 1024, the simulation time is reduced from 5602 to 5442 and the number of misses is reduced from 1,161,245,779 to 1,161,478,917.

The total number of executed loads and stores in both original and modified versions of the **CACHE** functionality is 20,768,099,818, which causes having loads and stores per instruction of 0.4232. This shows that approximately 43% of the instructions are memory-related and the benchmark can somehow be considered as memory-intensive. By increasing the number of associativity from 1 to 4, the simulation time is reduced from 11890 to 12688, the level-1 instruction cache miss rate is reduced from 0.0008 to 0.0000, the level-1 data cache miss rate is reduced from 0.3501 to 0.3341, the level-2 miss rate is increased from 0.6005 to 0.6334, and the total memory page table accesses is increased from 237,836,123,985 to 237,836,123,987.

For **EIO** functionality, the experiment is fast forwarding the 1000 number of instructions. In both versions, the program text size is 113136 (bytes). The effect of experiment is increase of simulation time from 3691 to 3929 and the total memory page table accesses from 237836123977 to 237836123979. The verbose operation was enabled in the modified version of the **FAST** functionality that cause increase of the simulation time and total memory page table accesses from 3142 to 3373 and 237,836,123,981 to 237,836,123,983 respectively.

In the **OUT-OF-ORDER** functionality experiment, the instruction issue width is increased from 4 to 8. This causes increase of simulation time from 163085 to 318597, growth of the number executed load and store instructions from 25,978,903,722 to 25,992,887,011, improvement of instruction per cycle from 0.3425 to 0.3433. The level-1 instruction cache miss rate and level-2 cache miss rate stay the same. Also, we have reduction of level-1 data cache and total memory page table accesses from 0.3172 to 0.3171 and from 426,790,608,940 to 426,568,014,126 respectively. The miss rate for branch prediction lookups remains the same and is ~0.0755.

For the **PROFILE** functionality, the instruction profiling is enabled in the modified version. Consequently, the profile of program instructions is extracted. This enabling causes increase of simulation time from 3683 to 6434 and total memory page table accesses from 237836123993 to 237836123995. In modification of the **SAFE** functionality, we have 10 million number of instructions for execution as the limitation. This causes reduction of total number of executed loads and stores and total memory page table accesses from 20768099818 to 6663806 and 237836123981 to 54038872.

Comparison of Important Results

***** BPRED *****

	Original	Modified
Total Simulation Time (Sec)	5602	5442
Total Number of Branch Prediction Lookups	12052458319	12052458319
Total Number of Branch Prediction Lookup Misses	1161245779	1161478917

***** CACHE *****

	Original	Modified
Total Simulation Time (Sec)	11890	12688
Total Number of Hits for Instruction Level 1 Cache	49031987632	49073285919
Total Number of Misses Instruction Level 1 Cache	41304154	5867
Instruction Level 1 Cache Miss Rate	0.0008	0.0000
Total Number of Hits for Data Level 1 Cache	13498624696	13498624696
Total Number of Misses for Data Level 1 Cache	7272502493	6938623810
Data Level 1 Cache Miss Rate	0.3501	0.3341
Total Number of Hits for Level 2 Cache	3468565682	3022866073
Total Number of Misses for Level 2 Cache	5213009270	5222161556
Level 2 Cache Miss Rate	0.6005	0.6334
Total Memory Page Table Accesses	237836123985	237836123987

***** EIO *****

	Original	Modified
Total Simulation Time (Sec)	3691	3929
Total Memory Page Table Accesses	237836123977	237836123979

***** FAST *****

	Original	Modified
Total Simulation Time (Sec)	3142	3373
Total Memory Page Table Accesses	237836123981	237836123983

***** OUT-OF-ORDER *****

	Original	Modified
Total Simulation Time (Sec)	163085	318597
Total Number of Loads and Stores Executed	25978903722	25992887011
Instructions Per Cycle	0.3425	0.3433
Total Number of Branch Prediction Lookups	15290928081	15286663565
Total Number of Branch Prediction Lookup Misses	1154505380	1154402538
Total Number of Hits for Instruction Level 1 Cache	63229170607	63176996182
Total Number of Misses for Instruction Level 1 Cache	29786749	29786748
Instruction Level 1 Cache Miss Rate	0.0005	0.0005
Total Number of Hits for Data Level 1 Cache	15296018191	15298616499
Total Number of Misses for Data Level 1 Cache	7104499699	7104501266
Data Level 1 Cache Miss Rate	0.3172	0.3171
Total Number of Hits for Level 2 Cache	3251946297	3251951709
Total Number of Misses for Level 2 Cache	5216741499	5216745069

Level 2 Cache Miss Rate	0.6160	0.6160
Total Memory Page Table Accesses	426790608940	426568014126

***** **PROFILE** *****

	Original	Modified
Total Memory Page Table Accesses	237836123993	237836123995
Total Simulation Time (Sec)	3683	6434

***** **SAFE** *****

	Original	Modified
Total Number of Instructions Executed	49073291786	10000000
Total Number of Loads and Stores Executed	20768099818	6663806
Total Memory Page Table Accesses	237836123981	54038872

Simulation Results

(1) sim-bpred

```
sh861201@eustis:~/SimpleScalar/simplesim-3.0/bpred_Dir$ ../sim-bpred -
bpred:bimod 1024 -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in
```

sim-bpred: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.

Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.

All Rights Reserved. This version of SimpleScalar is licensed for academic

non-commercial use. No portion of this work may be used by any commercial

entity, or for any commercial purpose, without the prior written permission

of SimpleScalar, LLC (info@simplescalar.com).

```
sim: command line: ../sim-bpred -bpred:bimod 1024 -dumpconfig
config_file.config /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/inp.in
```

sim: simulation started @ Sun Feb 21 14:14:05 2016, options follow:

sim-bpred: This simulator implements a branch predictor analyzer.

# -config	# load configuration from a file
# -dumpconfig	# dump configuration to a file
# -h	false # print help message

```

# -v                false # verbose operation
# -d                false # enable debug message
# -i                false # start in Dlite debugger
-seed                1 # random number generator seed (0 for
timer seed)
# -q                false # initialize and terminate immediately
# -chkpt            <null> # restore EIO trace execution from
<fname>
# -redir:sim        <null> # redirect simulator output to file
(non-interactive only)
# -redir:prog       <null> # redirect simulated program output to
file
-nice                0 # simulator scheduling priority
-max:inst           0 # maximum number of inst's to execute
-bpred              bimod # branch predictor type
{nottaken|taken|bimod|2lev|comb}
-bpred:bimod        1024 # bimodal predictor config (<table size>)
-bpred:2lev         1 1024 8 0 # 2-level predictor config (<l1size>
<l2size> <hist_size> <xor>)
-bpred:comb         1024 # combining predictor config (<meta_table_size>)
-bpred:ras          8 # return address stack size (0 for no
return stack)
-bpred:btb          512 4 # BTB config (<num_sets> <associativity>)

```

Branch predictor configuration examples for 2-level predictor:

Configurations: N, M, W, X

N # entries in first level (# of shift register(s))

W width of shift register(s)

M # entries in 2nd level (# of counters, or other FSM)

X (yes-1/no-0) xor history and address for 2nd level index

Sample predictors:

GAg : 1, W, 2^W , 0
GAp : 1, W, M ($M > 2^W$), 0
PAg : N, W, 2^W , 0
PAp : N, W, M ($M == 2^{(N+W)}$), 0
gshare : 1, W, 2^W , 1

Predictor `comb' combines a bimodal and a 2-level predictor.

sim: ** starting functional simulation w/ predictors **

MCF SPEC version 1.6.I

by Andreas Loebel

Copyright (c) 1998,1999 ZIB Berlin

All Rights Reserved.

nodes	: 16555
active arcs	: 244246
simplex iterations	: 182415
flow value	: 8980173901
new implicit arcs	: 300000
active arcs	: 544246
simplex iterations	: 189170
flow value	: 8910169940
new implicit arcs	: 300000
active arcs	: 844246
simplex iterations	: 216493
flow value	: 8650168945
new implicit arcs	: 300000

active arcs	: 1144246
simplex iterations	: 261464
flow value	: 8570161464
new implicit arcs	: 300000
active arcs	: 1444246
simplex iterations	: 290615
flow value	: 8570159306
new implicit arcs	: 300000
active arcs	: 1744246
simplex iterations	: 318729
flow value	: 8570157650
new implicit arcs	: 300000
active arcs	: 2044246
simplex iterations	: 340078
flow value	: 8570156531
new implicit arcs	: 300000
active arcs	: 2344246
simplex iterations	: 354548
flow value	: 8570156010
new implicit arcs	: 77333
active arcs	: 2421579
simplex iterations	: 361819
flow value	: 8570155949
new implicit arcs	: 1100
active arcs	: 2422679
simplex iterations	: 361826
flow value	: 8570155949
checksum	: 258659426

optimal

sim: ** simulation statistics **

sim_num_insn executed	49073291786	# total number of instructions executed
sim_num_refs executed	20768099818	# total number of loads and stores executed
sim_elapsed_time	5442	# total simulation time in seconds
sim_inst_rate	9017510.4348	# simulation speed (in insts/sec)
sim_num_branches executed	12052458319	# total number of branches executed
sim_IPB	4.0716	# instruction per branch
bpred_bimod.lookups	12052458319	# total number of bpred lookups
bpred_bimod.updates	12052458319	# total number of updates
bpred_bimod.addr_hits predicted hits	10890128516	# total number of address- predicted hits
bpred_bimod.dir_hits predicted hits (includes addr-hits)	10890979402	# total number of direction- predicted hits (includes addr-hits)
bpred_bimod.misses	1161478917	# total number of misses
bpred_bimod.jr_hits predicted hits for JR's	40089720	# total number of address- predicted hits for JR's
bpred_bimod.jr_seen	40956662	# total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP predicted hits for non-RAS JR's	1250351	# total number of address- predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP JR's seen	1266947	# total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate (i.e., addr-hits/updates)	0.9036	# branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate rate (i.e., all-hits/updates)	0.9036	# branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate (i.e., JR addr-hits/JRs seen)	0.9788	# JR address-prediction rate (i.e., JR addr-hits/JRs seen)

bpred_bimod.bpred_jr_non_ras_rate.PP 0.9869 # non-RAS JR addr-pred
rate (ie, non-RAS JR hits/JRs seen)

bpred_bimod.retstack_pushes 39689717 # total number of address
pushed onto ret-addr stack

bpred_bimod.retstack_pops 39689715 # total number of address
popped off of ret-addr stack

bpred_bimod.used_ras.PP 39689715 # total number of RAS predictions
used

bpred_bimod.ras_hits.PP 38839369 # total number of RAS hits

bpred_bimod.ras_rate.PP 0.9786 # RAS prediction rate (i.e., RAS
hits/used RAS)

(2) sim-cache

```
sh861201@eustis:~/SimpleScalar/simplesim-3.0/cache_Dir$ ../sim-cache -
cache:dl1 dl1:256:32:4:1 -cache:il1 il1:256:32:4:1 -dumpconfig
config_file.config /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/inp.in
```

sim-cache: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.

Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.

All Rights Reserved. This version of SimpleScalar is licensed for academic

non-commercial use. No portion of this work may be used by any commercial

entity, or for any commercial purpose, without the prior written permission

of SimpleScalar, LLC (info@simplescalar.com).

```
sim: command line: ../sim-cache -cache:dl1 dl1:256:32:4:1 -cache:il1
il1:256:32:4:1 -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in
```

sim: simulation started @ Sun Feb 21 16:04:09 2016, options follow:

sim-cache: This simulator implements a functional cache simulator.
Cache

statistics are generated for a user-selected cache and TLB
configuration,

which may include up to two levels of instruction and data cache (with
any

levels unified), and one level of instruction and data TLBs. No
timing

information is generated.

```
# -config                # load configuration from a file
# -dumpconfig            # dump configuration to a file
# -h                     false # print help message
# -v                     false # verbose operation
# -d                     false # enable debug message
# -i                     false # start in Dlite debugger
-seed                    1 # random number generator seed (0 for
timer seed)
# -q                     false # initialize and terminate immediately
# -chkpt                 <null> # restore EIO trace execution from
<fname>
# -redir:sim             <null> # redirect simulator output to file
(non-interactive only)
# -redir:prog            <null> # redirect simulated program output to
file
-nice                    0 # simulator scheduling priority
-max:inst                0 # maximum number of inst's to execute
-cache:dl1               dl1:256:32:4:1 # l1 data cache config, i.e.,
{<config>|none}
-cache:dl2               ul2:1024:64:4:1 # l2 data cache config, i.e.,
{<config>|none}
-cache:il1               il1:256:32:4:1 # l1 inst cache config, i.e.,
{<config>|dl1|dl2|none}
-cache:il2               dl2 # l2 instruction cache config, i.e.,
{<config>|dl2|none}
-tlb:itlb                itlb:16:4096:4:1 # instruction TLB config, i.e.,
{<config>|none}
-tlb:dtlb                dtlb:32:4096:4:1 # data TLB config, i.e.,
{<config>|none}
```



```

-flush                false # flush caches on system calls
-cache:icompress      false # convert 64-bit inst addresses to 32-
bit inst equivalents
# -pcstat             <null> # profile stat(s) against text addr's
(mult uses ok)

```

The cache config parameter <config> has the following format:

```
<name>:<nsets>:<bsize>:<assoc>:<repl>
```

```

<name>    - name of the cache being defined
<nsets>   - number of sets in the cache
<bsize>   - block size of the cache
<assoc>   - associativity of the cache
<repl>    - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-
random

```

```

Examples:  -cache:dl1 dl1:4096:32:1:1
           -dtlb dtlb:128:4096:32:r

```

Cache levels can be unified by pointing a level of the instruction cache

hierarchy at the data cache hierarchy using the "dl1" and "dl2" cache configuration arguments. Most sensible combinations are supported, e.g.,

A unified l2 cache (il2 is pointed at dl2):

```

-cache:il1 il1:128:64:1:1 -cache:il2 dl2
-cache:dl1 dl1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1

```

Or, a fully unified cache hierarchy (il1 pointed at dl1):

-cache:il1 dl1

-cache:dl1 ul1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1

sim: ** starting functional simulation w/ caches **

MCF SPEC version 1.6.I

by Andreas Loebel

Copyright (c) 1998,1999 ZIB Berlin

All Rights Reserved.

nodes	: 16555
active arcs	: 244246
simplex iterations	: 182415
flow value	: 8980173901
new implicit arcs	: 300000
active arcs	: 544246
simplex iterations	: 189170
flow value	: 8910169940
new implicit arcs	: 300000
active arcs	: 844246
simplex iterations	: 216493
flow value	: 8650168945
new implicit arcs	: 300000
active arcs	: 1144246
simplex iterations	: 261464
flow value	: 8570161464
new implicit arcs	: 300000

active arcs	: 1444246
simplex iterations	: 290615
flow value	: 8570159306
new implicit arcs	: 300000
active arcs	: 1744246
simplex iterations	: 318729
flow value	: 8570157650
new implicit arcs	: 300000
active arcs	: 2044246
simplex iterations	: 340078
flow value	: 8570156531
new implicit arcs	: 300000
active arcs	: 2344246
simplex iterations	: 354548
flow value	: 8570156010
new implicit arcs	: 77333
active arcs	: 2421579
simplex iterations	: 361819
flow value	: 8570155949
new implicit arcs	: 1100
active arcs	: 2422679
simplex iterations	: 361826
flow value	: 8570155949
checksum	: 258659426
optimal	

sim: ** simulation statistics **

sim_num_insn executed	49073291786 # total number of instructions
sim_num_refs executed	20768099818 # total number of loads and stores
sim_elapsed_time	12688 # total simulation time in seconds
sim_inst_rate	3867693.2366 # simulation speed (in insts/sec)
il1.accesses	49073291786 # total number of accesses
il1.hits	49073285919 # total number of hits
il1.misses	5867 # total number of misses
il1.replacements	4845 # total number of replacements
il1.writebacks	0 # total number of writebacks
il1.invalidations	0 # total number of invalidations
il1.miss_rate	0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate repls/ref)	0.0000 # replacement rate (i.e.,
il1.wb_rate	0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate invs/ref)	0.0000 # invalidation rate (i.e.,
dl1.accesses	20771127189 # total number of accesses
dl1.hits	13832503379 # total number of hits
dl1.misses	6938623810 # total number of misses
dl1.replacements	6938622786 # total number of replacements
dl1.writebacks	1306397952 # total number of writebacks
dl1.invalidations	0 # total number of invalidations
dl1.miss_rate	0.3341 # miss rate (i.e., misses/ref)
dl1.repl_rate repls/ref)	0.3341 # replacement rate (i.e.,
dl1.wb_rate	0.0629 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate invs/ref)	0.0000 # invalidation rate (i.e.,

ul2.accesses	8245027629 # total number of accesses
ul2.hits	3022866073 # total number of hits
ul2.misses	5222161556 # total number of misses
ul2.replacements	5222157460 # total number of replacements
ul2.writebacks	1207162269 # total number of writebacks
ul2.invalidations	0 # total number of invalidations
ul2.miss_rate	0.6334 # miss rate (i.e., misses/ref)
ul2.repl_rate repls/ref)	0.6334 # replacement rate (i.e.,
ul2.wb_rate	0.1464 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate invs/ref)	0.0000 # invalidation rate (i.e.,
itlb.accesses	49073291786 # total number of accesses
itlb.hits	49073291759 # total number of hits
itlb.misses	27 # total number of misses
itlb.replacements	0 # total number of replacements
itlb.writebacks	0 # total number of writebacks
itlb.invalidations	0 # total number of invalidations
itlb.miss_rate	0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate repls/ref)	0.0000 # replacement rate (i.e.,
itlb.wb_rate	0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate invs/ref)	0.0000 # invalidation rate (i.e.,
dtlb.accesses	20771127189 # total number of accesses
dtlb.hits	19090713234 # total number of hits
dtlb.misses	1680413955 # total number of misses
dtlb.replacements	1680413827 # total number of replacements
dtlb.writebacks	365182120 # total number of writebacks

dtlb.invalidations	0 # total number of invalidations
dtlb.miss_rate	0.0809 # miss rate (i.e., misses/ref)
dtlb.repl_rate repls/ref)	0.0809 # replacement rate (i.e.,
dtlb.wb_rate	0.0176 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate invs/ref)	0.0000 # invalidation rate (i.e.,
ld_text_base	0x00400000 # program text (code) segment base
ld_text_size bytes	113136 # program text (code) size in
ld_data_base	0x10000000 # program initialized data segment base
ld_data_size uninit'ed `.bss' size in bytes	19060 # program init'ed `.data' and
ld_stack_base (highest address in stack)	0x7fffc000 # program stack segment base
ld_stack_size	16384 # program initial stack size
ld_prog_entry	0x00400140 # program entry point (initial PC)
ld_envIRON_base address	0x7fff8000 # program environment base address
ld_target_big_endian non-zero if big endian	0 # target executable endian-ness,
mem.page_count	24435 # total number of pages allocated
mem.page_mem allocated	97740k # total size of memory pages
mem.ptab_misses misses	10414410 # total first level page table
mem.ptab_accesses	237836123987 # total page table accesses
mem.ptab_miss_rate	0.0000 # first level page table miss rate

(3) sim-eio

```
sh861201@eustis:~/SimpleScalar/simplesim-3.0/eio_Dir$ ../sim-eio -
fastfwd 1000 -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in
```

sim-eio: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.

Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.

All Rights Reserved. This version of SimpleScalar is licensed for academic

non-commercial use. No portion of this work may be used by any commercial

entity, or for any commercial purpose, without the prior written permission

of SimpleScalar, LLC (info@simplescalar.com).

```
sim: command line: ../sim-eio -fastfwd 1000 -dumpconfig
config_file.config /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/inp.in
```

sim: simulation started @ Mon Feb 22 11:46:22 2016, options follow:

sim-eio: This simulator implements simulator support for generating external event traces (EIO traces) and checkpoint files. External event traces capture one execution of a program, and allow it to be packaged into a single file for later re-execution. EIO trace executions

are 100% reproducible between subsequent executions (on the same platform).

This simulator also provides functionality to generate checkpoints at

arbitrary points within an external event trace (EIO) execution. The checkpoint file (along with the EIO trace) can be used to start any SimpleScalar simulator in the middle of a program execution.

```
# -config                # load configuration from a file
# -dumpconfig           # dump configuration to a file
# -h                    false # print help message
# -v                    false # verbose operation
# -d                    false # enable debug message
# -i                    false # start in Dlite debugger
-seed                    1 # random number generator seed (0 for
timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt                <null> # restore EIO trace execution from
<fname>
# -redir:sim            <null> # redirect simulator output to file
(non-interactive only)
# -redir:prog           <null> # redirect simulated program output to
file
-nice                    0 # simulator scheduling priority
-max:inst               0 # maximum number of inst's to execute
-fastfwd                1000 # number of insts skipped before tracing
starts
# -trace                <null> # EIO trace file output file name
# -perdump              <null> # periodic checkpoint every n
instructions: <base fname> <interval>
# -dump                 <null> # specify checkpoint file and trigger:
<fname> <range>
```

Checkpoint range triggers are formatted as follows:

`{{@|#}<start>}:{{@|#|+}<end>}`

Both ends of the range are optional, if neither are specified, the range

triggers immediately. Ranges that start with a '@' designate an address

range to trigger on, those that start with an '#' designate a cycle count

trigger. All other ranges represent an instruction count range. The

second argument, if specified with a '+', indicates a value relative to the first argument, e.g., 1000:+100 == 1000:1100.

Examples: -ptrace F00.trc #0:#1000
 -ptrace BAR.trc @2000:
 -ptrace BLAH.trc :1500
 -ptrace UXXE.trc :

sim: ** fast forwarding 1000 insts **

sim: ** starting functional simulation **

MCF SPEC version 1.6.I

by Andreas Loebel

Copyright (c) 1998,1999 ZIB Berlin

All Rights Reserved.

nodes : 16555

active arcs : 244246

simplex iterations	: 182415
flow value	: 8980173901
new implicit arcs	: 300000
active arcs	: 544246
simplex iterations	: 189170
flow value	: 8910169940
new implicit arcs	: 300000
active arcs	: 844246
simplex iterations	: 216493
flow value	: 8650168945
new implicit arcs	: 300000
active arcs	: 1144246
simplex iterations	: 261464
flow value	: 8570161464
new implicit arcs	: 300000
active arcs	: 1444246
simplex iterations	: 290615
flow value	: 8570159306
new implicit arcs	: 300000
active arcs	: 1744246
simplex iterations	: 318729
flow value	: 8570157650
new implicit arcs	: 300000
active arcs	: 2044246
simplex iterations	: 340078
flow value	: 8570156531
new implicit arcs	: 300000
active arcs	: 2344246

```

simplex iterations      : 354548
flow value             : 8570156010
new implicit arcs     : 77333
active arcs           : 2421579
simplex iterations      : 361819
flow value             : 8570155949
new implicit arcs     : 1100
active arcs           : 2422679
simplex iterations      : 361826
flow value             : 8570155949
checksum               : 258659426
optimal

```

```

sim: ** simulation statistics **

```

```

sim_num_insn          49073290786 # total number of instructions
executed

sim_num_refs          20768099582 # total number of loads and stores
executed

sim_elapsed_time      3929 # total simulation time in seconds

sim_inst_rate         12490020.5615 # simulation speed (in insts/sec)

ld_text_base          0x00400000 # program text (code) segment base

ld_text_size          113136 # program text (code) size in
bytes

ld_data_base          0x10000000 # program initialized data segment
base

ld_data_size          19060 # program init'ed `.data' and
uninit'ed `.bss' size in bytes

ld_stack_base         0x7fffc000 # program stack segment base
(highest address in stack)

ld_stack_size         16384 # program initial stack size

```

ld_prog_entry	0x00400140 # program entry point (initial PC)
ld_environ_base address	0x7fff8000 # program environment base address
ld_target_big_endian non-zero if big endian	0 # target executable endian-ness,
mem.page_count	24435 # total number of pages allocated
mem.page_mem allocated	97740k # total size of memory pages
mem.ptab_misses misses	10414410 # total first level page table
mem.ptab_accesses	237836123979 # total page table accesses
mem.ptab_miss_rate	0.0000 # first level page table miss rate

(4) sim-fast

```
sh861201@eustis:~/SimpleScalar/simplesim-3.0/fast_Dir$ ../sim-fast -v  
true -dumpconfig config_file.config  
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf  
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in
```

sim-fast: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.

Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.

All Rights Reserved. This version of SimpleScalar is licensed for academic

non-commercial use. No portion of this work may be used by any commercial

entity, or for any commercial purpose, without the prior written permission

of SimpleScalar, LLC (info@simplescalar.com).

```
sim: command line: ../sim-fast -v true -dumpconfig config_file.config  
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf  
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in
```

sim: simulation started @ Mon Feb 22 13:30:59 2016, options follow:

sim-fast: This simulator implements a very fast functional simulator. This

functional simulator implementation is much more difficult to digest than

the simpler, cleaner sim-safe functional simulator. By default, this simulator performs no instruction error checking, as a result, any instruction errors will manifest as simulator execution errors, possibly

causing sim-fast to execute incorrectly or dump core. Such is the

price we pay for speed!!!!

```
# -config                # load configuration from a file
# -dumpconfig            # dump configuration to a file
# -h                    false # print help message
# -v                    true  # verbose operation
# -d                    false # enable debug message
# -i                    false # start in Dlite debugger
-seed                    1 # random number generator seed (0 for
timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt                <null> # restore EIO trace execution from
<fname>
# -redir:sim            <null> # redirect simulator output to file
(non-interactive only)
# -redir:prog           <null> # redirect simulated program output to
file
-nice                    0 # simulator scheduling priority
```

sim: ** starting *fast* functional simulation **

MCF SPEC version 1.6.I

by Andreas Loebel

Copyright (c) 1998,1999 ZIB Berlin

All Rights Reserved.

```
nodes                : 16555
active arcs          : 244246
simplex iterations    : 182415
```

flow value	: 8980173901
new implicit arcs	: 300000
active arcs	: 544246
simplex iterations	: 189170
flow value	: 8910169940
new implicit arcs	: 300000
active arcs	: 844246
simplex iterations	: 216493
flow value	: 8650168945
new implicit arcs	: 300000
active arcs	: 1144246
simplex iterations	: 261464
flow value	: 8570161464
new implicit arcs	: 300000
active arcs	: 1444246
simplex iterations	: 290615
flow value	: 8570159306
new implicit arcs	: 300000
active arcs	: 1744246
simplex iterations	: 318729
flow value	: 8570157650
new implicit arcs	: 300000
active arcs	: 2044246
simplex iterations	: 340078
flow value	: 8570156531
new implicit arcs	: 300000
active arcs	: 2344246
simplex iterations	: 354548

```

flow value           : 8570156010
new implicit arcs    : 77333
active arcs          : 2421579
simplex iterations    : 361819
flow value           : 8570155949
new implicit arcs    : 1100
active arcs          : 2422679
simplex iterations    : 361826
flow value           : 8570155949
checksum             : 258659426
optimal

```

```

sim: ** simulation statistics **

```

```

sim_num_insn          49073291786 # total number of instructions
executed

sim_elapsed_time      3373 # total simulation time in seconds
sim_inst_rate         14548856.1476 # simulation speed (in insts/sec)
ld_text_base          0x00400000 # program text (code) segment base
ld_text_size          113136 # program text (code) size in
bytes
ld_data_base          0x10000000 # program initialized data segment
base
ld_data_size          19060 # program init'ed `.data' and
uninit'ed `.bss' size in bytes
ld_stack_base         0x7ffffc000 # program stack segment base
(highest address in stack)
ld_stack_size         16384 # program initial stack size
ld_prog_entry         0x00400140 # program entry point (initial PC)
ld_envron_base        0x7fff8000 # program environment base address
address

```


ld_target_big_endian	0	# target executable endian-ness,
non-zero if big endian		
mem.page_count	24435	# total number of pages allocated
mem.page_mem	97740k	# total size of memory pages
allocated		
mem.ptab_misses	10414410	# total first level page table
misses		
mem.ptab_accesses	237836123983	# total page table accesses
mem.ptab_miss_rate	0.0000	# first level page table miss rate

(5) sim-outorder

```
sh861201@eustis:~/SimpleScalar/simplesim-3.0/outorder_Dir$ ../sim-  
outorder -issue:width 8 -dumpconfig config_file.config  
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf  
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in  
sim-outorder: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.
```

Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.

All Rights Reserved. This version of SimpleScalar is licensed for academic

non-commercial use. No portion of this work may be used by any commercial

entity, or for any commercial purpose, without the prior written permission

of SimpleScalar, LLC (info@simplescalar.com).

```
sim: command line: ../sim-outorder -issue:width 8 -dumpconfig  
config_file.config /home/sh861201/SimpleScalar/simplesim-  
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-  
3.0/benchmark/mcf/mcf/inp.in
```

```
sim: simulation started @ Tue Feb 23 12:35:56 2016, options follow:
```

```
sim-outorder: This simulator implements a very detailed out-of-order  
issue
```

```
superscalar processor with a two-level memory system and speculative  
execution support. This simulator is a performance simulator,  
tracking the
```

```
latency of all pipeline operations.
```

```
# -config
```

```
# load configuration from a file
```

```

# -dumpconfig                # dump configuration to a file
# -h                        false # print help message
# -v                        false # verbose operation
# -d                        false # enable debug message
# -i                        false # start in Dlite debugger
-seed                        1 # random number generator seed (0 for
timer seed)
# -q                        false # initialize and terminate immediately
# -chkpt                    <null> # restore EIO trace execution from
<fname>
# -redir:sim                <null> # redirect simulator output to file
(non-interactive only)
# -redir:prog                <null> # redirect simulated program output to
file
-nice                        0 # simulator scheduling priority
-max:inst                    0 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing
starts
# -ptrace                    <null> # generate pipetrace, i.e.,
<fname|stdout|stderr> <range>
-fetch:ifqsize              4 # instruction fetch queue size (in
insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative
to execution core
-bpred                      bimod # branch predictor type
{nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod                2048 # bimodal predictor config (<table size>)
-bpred:2lev                 1 1024 8 0 # 2-level predictor config (<l1size>
<l2size> <hist_size> <xor>)
-bpred:comb                 1024 # combining predictor config (<meta_table_size>)

```

```

-bpred:ras                8 # return address stack size (0 for no
return stack)
-bpred:btb                512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update      <null> # speculative predictors update in
{ID|WB} (default non-spec)
-decode:width             4 # instruction decode B/W (insts/cycle)
-issue:width              8 # instruction issue B/W (insts/cycle)
-issue:inorder            false # run pipeline with in-order issue
-issue:wrongpath          true # issue instructions down wrong
execution paths
-commit:width             4 # instruction commit B/W (insts/cycle)
-ruu:size                 16 # register update unit (RUU) size
-lsq:size                 8 # load/store queue (LSQ) size
-cache:dl1                dl1:128:32:4:1 # l1 data cache config, i.e.,
{<config>|none}
-cache:dl1lat             1 # l1 data cache hit latency (in cycles)
-cache:dl2                ul2:1024:64:4:1 # l2 data cache config, i.e.,
{<config>|none}
-cache:dl2lat             6 # l2 data cache hit latency (in cycles)
-cache:il1                il1:512:32:1:1 # l1 inst cache config, i.e.,
{<config>|dl1|dl2|none}
-cache:il1lat             1 # l1 instruction cache hit latency (in
cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e.,
{<config>|dl2|none}
-cache:il2lat             6 # l2 instruction cache hit latency (in
cycles)
-cache:flush              false # flush caches on system calls
-cache:icompress          false # convert 64-bit inst addresses to 32-
bit inst equivalents
-mem:lat                  18 2 # memory access latency (<first_chunk>
<inter_chunk>)

```

```

-mem:width                8 # memory access bus width (in bytes)
-tlb:itlb                 itlb:16:4096:4:1 # instruction TLB config, i.e.,
{<config>|none}
-tlb:dtlb                 dtlb:32:4096:4:1 # data TLB config, i.e.,
{<config>|none}
-tlb:lat                  30 # inst/data TLB miss latency (in cycles)
-res:ialu                  4 # total number of integer ALU's
available
-res:imult                 1 # total number of integer
multiplier/dividers available
-res:memport              2 # total number of memory system ports
available (to CPU)
-res:fpalu                4 # total number of floating point ALU's
available
-res:fpmult               1 # total number of floating point
multiplier/dividers available
# -pcstat                 <null> # profile stat(s) against text addr's
(mult uses ok)
-bugcompat                false # operate in backward-compatible bugs
mode (for testing only)

```

Pipetrace range arguments are formatted as follows:

```
{{@|#}<start>}:{{@|#|+}<end>}
```

Both ends of the range are optional, if neither are specified, the entire

execution is traced. Ranges that start with a '@' designate an address

range to be traced, those that start with an '#' designate a cycle count

range. All other range values represent an instruction count range. The

second argument, if specified with a '+', indicates a value relative to the first argument, e.g., 1000:+100 == 1000:1100. Program symbols may be used in all contexts.

```
Examples:  -ptrace F00.trc #0:#1000
            -ptrace BAR.trc @2000:
            -ptrace BLAH.trc :1500
            -ptrace UXXE.trc :
            -ptrace FOOBAR.trc @main:+278
```

Branch predictor configuration examples for 2-level predictor:

Configurations: N, M, W, X

N # entries in first level (# of shift register(s))

W width of shift register(s)

M # entries in 2nd level (# of counters, or other FSM)

X (yes-1/no-0) xor history and address for 2nd level index

Sample predictors:

GAg : 1, W, 2^W, 0

GAp : 1, W, M (M > 2^W), 0

PAg : N, W, 2^W, 0

PAP : N, W, M (M == 2^(N+W)), 0

gshare : 1, W, 2^W, 1

Predictor 'comb' combines a bimodal and a 2-level predictor.

The cache config parameter <config> has the following format:

<name>:<nsets>:<bsize>:<assoc>:<repl>

<name> - name of the cache being defined
<nsets> - number of sets in the cache
<bsize> - block size of the cache
<assoc> - associativity of the cache
<repl> - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

Examples: -cache:dl1 dl1:4096:32:1:1
-dtlb dtlb:128:4096:32:r

Cache levels can be unified by pointing a level of the instruction cache

hierarchy at the data cache hierarchy using the "dl1" and "dl2" cache configuration arguments. Most sensible combinations are supported, e.g.,

A unified l2 cache (il2 is pointed at dl2):

-cache:il1 il1:128:64:1:1 -cache:il2 dl2
-cache:dl1 dl1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1

Or, a fully unified cache hierarchy (il1 pointed at dl1):

-cache:il1 dl1
-cache:dl1 ul1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1

sim: ** starting performance simulation **

MCF SPEC version 1.6.I

by Andreas Loebel

Copyright (c) 1998,1999 ZIB Berlin
All Rights Reserved.

nodes	: 16555
active arcs	: 244246
simplex iterations	: 182415
flow value	: 8980173901
new implicit arcs	: 300000
active arcs	: 544246
simplex iterations	: 189170
flow value	: 8910169940
new implicit arcs	: 300000
active arcs	: 844246
simplex iterations	: 216493
flow value	: 8650168945
new implicit arcs	: 300000
active arcs	: 1144246
simplex iterations	: 261464
flow value	: 8570161464
new implicit arcs	: 300000
active arcs	: 1444246
simplex iterations	: 290615
flow value	: 8570159306
new implicit arcs	: 300000
active arcs	: 1744246
simplex iterations	: 318729
flow value	: 8570157650
new implicit arcs	: 300000


```

active arcs          : 2044246
simplex iterations    : 340078
flow value           : 8570156531
new implicit arcs    : 300000
active arcs          : 2344246
simplex iterations    : 354548
flow value           : 8570156010
new implicit arcs    : 77333
active arcs          : 2421579
simplex iterations    : 361819
flow value           : 8570155949
new implicit arcs    : 1100
active arcs          : 2422679
simplex iterations    : 361826
flow value           : 8570155949
checksum             : 258659426
optimal

```

```

sim: ** simulation statistics **

```

```

sim_num_insn         49073291786 # total number of instructions
committed

sim_num_refs         20768099818 # total number of loads and stores
committed

sim_num_loads        18041672686 # total number of loads committed
sim_num_stores       2726427132.0000 # total number of stores
committed

sim_num_branches     12052458319 # total number of branches
committed

sim_elapsed_time      318597 # total simulation time in seconds

```

sim_inst_rate	154029.3593 # simulation speed (in insts/sec)
sim_total_insn executed	58743007456 # total number of instructions
sim_total_refs executed	25978903722 # total number of loads and stores
sim_total_loads	22727689445 # total number of loads executed
sim_total_stores executed	3251214277.0000 # total number of stores
sim_total_branches executed	14101744419 # total number of branches
sim_cycle	142946543617 # total simulation time in cycles
sim_IPC	0.3433 # instructions per cycle
sim_CPI	2.9129 # cycles per instruction
sim_exec_BW committed) per cycle	0.4109 # total instructions (mis-spec +
sim_IPB	4.0716 # instruction per branch
IFQ_count	542371002468 # cumulative IFQ occupancy
IFQ_fcount	132264310386 # cumulative IFQ full count
ifq_occupancy	3.7942 # avg IFQ occupancy (insn's)
ifq_rate (insn/cycle)	0.4109 # avg IFQ dispatch rate
ifq_latency (cycle's)	9.2329 # avg IFQ occupant latency
ifq_full was full	0.9253 # fraction of time (cycle's) IFQ
RUU_count	2103464815921 # cumulative RUU occupancy
RUU_fcount	100233353457 # cumulative RUU full count
ruu_occupancy	14.7150 # avg RUU occupancy (insn's)
ruu_rate (insn/cycle)	0.4109 # avg RUU dispatch rate

ruu_latency (cycle's)	35.8079 # avg RUU occupant latency
ruu_full was full	0.7012 # fraction of time (cycle's) RUU was full
LSQ_count	969632851523 # cumulative LSQ occupancy
LSQ_fcount	66608943771 # cumulative LSQ full count
lsq_occupancy	6.7832 # avg LSQ occupancy (insn's)
lsq_rate (insn/cycle)	0.4109 # avg LSQ dispatch rate
lsq_latency (cycle's)	16.5064 # avg LSQ occupant latency
lsq_full was full	0.4660 # fraction of time (cycle's) LSQ was full
sim_slip cycles	9088993776478224952 # total number of slip cycles
avg_sim_slip and retirement	185212636.9699 # the average slip between issue and retirement
bpred_bimod.lookups	15286663565 # total number of bpred lookups
bpred_bimod.updates	12052458319 # total number of updates
bpred_bimod.addr_hits predicted hits	10896887376 # total number of address- predicted hits
bpred_bimod.dir_hits predicted hits (includes addr-hits)	10898055781 # total number of direction- predicted hits (includes addr-hits)
bpred_bimod.misses	1154402538 # total number of misses
bpred_bimod.jr_hits predicted hits for JR's	39772212 # total number of address- predicted hits for JR's
bpred_bimod.jr_seen	40956662 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP predicted hits for non-RAS JR's	1250351 # total number of address- predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP JR's seen	1266947 # total number of non-RAS JR's seen

bpred_bimod.bpred_addr_rate 0.9041 # branch address-prediction rate
 (i.e., addr-hits/updates)
 bpred_bimod.bpred_dir_rate 0.9042 # branch direction-prediction
 rate (i.e., all-hits/updates)
 bpred_bimod.bpred_jr_rate 0.9711 # JR address-prediction rate
 (i.e., JR addr-hits/JRs seen)
 bpred_bimod.bpred_jr_non_ras_rate.PP 0.9869 # non-RAS JR addr-pred
 rate (ie, non-RAS JR hits/JRs seen)
 bpred_bimod.retstack_pushes 72911441 # total number of address
 pushed onto ret-addr stack
 bpred_bimod.retstack_pops 57318927 # total number of address
 popped off of ret-addr stack
 bpred_bimod.used_ras.PP 39689715 # total number of RAS predictions
 used
 bpred_bimod.ras_hits.PP 38521861 # total number of RAS hits
 bpred_bimod.ras_rate.PP 0.9706 # RAS prediction rate (i.e., RAS
 hits/used RAS)
 il1.accesses 63206782930 # total number of accesses
 il1.hits 63176996182 # total number of hits
 il1.misses 29786748 # total number of misses
 il1.replacements 29786241 # total number of replacements
 il1.writebacks 0 # total number of writebacks
 il1.invalidations 0 # total number of invalidations
 il1.miss_rate 0.0005 # miss rate (i.e., misses/ref)
 il1.repl_rate 0.0005 # replacement rate (i.e.,
 repls/ref)
 il1.wb_rate 0.0000 # writeback rate (i.e., wrbks/ref)
 il1.inv_rate 0.0000 # invalidation rate (i.e.,
 invs/ref)
 dl1.accesses 22400517890 # total number of accesses
 dl1.hits 15296018191 # total number of hits

dl1.misses	7104499699 # total number of misses
dl1.replacements	7104499187 # total number of replacements
dl1.writebacks	1334404919 # total number of writebacks
dl1.invalidations	0 # total number of invalidations
dl1.miss_rate	0.3172 # miss rate (i.e., misses/ref)
dl1.repl_rate repls/ref)	0.3172 # replacement rate (i.e.,
dl1.wb_rate	0.0596 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate invs/ref)	0.0000 # invalidation rate (i.e.,
ul2.accesses	8468691366 # total number of accesses
ul2.hits	3251946297 # total number of hits
ul2.misses	5216745069 # total number of misses
ul2.replacements	5216740973 # total number of replacements
ul2.writebacks	1207172485 # total number of writebacks
ul2.invalidations	0 # total number of invalidations
ul2.miss_rate	0.6160 # miss rate (i.e., misses/ref)
ul2.repl_rate repls/ref)	0.6160 # replacement rate (i.e.,
ul2.wb_rate	0.1425 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate invs/ref)	0.0000 # invalidation rate (i.e.,
itlb.accesses	63206782930 # total number of accesses
itlb.hits	63206782903 # total number of hits
itlb.misses	27 # total number of misses
itlb.replacements	0 # total number of replacements
itlb.writebacks	0 # total number of writebacks
itlb.invalidations	0 # total number of invalidations
itlb.miss_rate	0.0000 # miss rate (i.e., misses/ref)

itlb.repl_rate repls/ref)	0.0000 # replacement rate (i.e.,
itlb.wb_rate	0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate invs/ref)	0.0000 # invalidation rate (i.e.,
dtlb.accesses	22423679096 # total number of accesses
dtlb.hits	20737230192 # total number of hits
dtlb.misses	1686448904 # total number of misses
dtlb.replacements	1686448776 # total number of replacements
dtlb.writebacks	0 # total number of writebacks
dtlb.invalidations	0 # total number of invalidations
dtlb.miss_rate	0.0752 # miss rate (i.e., misses/ref)
dtlb.repl_rate repls/ref)	0.0752 # replacement rate (i.e.,
dtlb.wb_rate	0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate invs/ref)	0.0000 # invalidation rate (i.e.,
sim_invalid_addrs addresses seen (debug var)	0 # total non-speculative bogus
ld_text_base	0x00400000 # program text (code) segment base
ld_text_size bytes	113136 # program text (code) size in
ld_data_base	0x10000000 # program initialized data segment
ld_data_size uninit'ed `'.bss' size in bytes	19060 # program init'ed `'.data' and
ld_stack_base (highest address in stack)	0x7ffffc000 # program stack segment base
ld_stack_size	16384 # program initial stack size
ld_prog_entry	0x00400140 # program entry point (initial PC)

ld_environ_base address	0x7fff8000 # program environment base address
ld_target_big_endian non-zero if big endian	0 # target executable endian-ness,
mem.page_count	24435 # total number of pages allocated
mem.page_mem allocated	97740k # total size of memory pages
mem.ptab_misses misses	6773789 # total first level page table
mem.ptab_accesses	426568014126 # total page table accesses
mem.ptab_miss_rate	0.0000 # first level page table miss rate

(6) sim-profile

```
sh861201@eustis:~/SimpleScalar/simplesim-3.0/profile_Dir$ ../sim-  
profile -iprof true -dumpconfig config_file.config  
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf  
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in  
sim-profile: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.
```

Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.

All Rights Reserved. This version of SimpleScalar is licensed for academic

non-commercial use. No portion of this work may be used by any commercial

entity, or for any commercial purpose, without the prior written permission

of SimpleScalar, LLC (info@simplescalar.com).

```
sim: command line: ../sim-profile -iprof true -dumpconfig  
config_file.config /home/sh861201/SimpleScalar/simplesim-  
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-  
3.0/benchmark/mcf/mcf/inp.in
```

```
sim: simulation started @ Sat Feb 27 14:25:42 2016, options follow:
```

```
sim-profile: This simulator implements a functional simulator with  
profiling support. Run with the '-h' flag to see profiling options  
available.
```

```
# -config                # load configuration from a file  
# -dumpconfig            # dump configuration to a file  
# -h                     false # print help message
```



```

# -v                false # verbose operation
# -d                false # enable debug message
# -i                false # start in Dlite debugger
-seed                1 # random number generator seed (0 for
timer seed)
# -q                false # initialize and terminate immediately
# -chkpt            <null> # restore EIO trace execution from
<fname>
# -redir:sim        <null> # redirect simulator output to file
(non-interactive only)
# -redir:prog       <null> # redirect simulated program output to
file
-nice                0 # simulator scheduling priority
-max:inst           0 # maximum number of inst's to execute
-all               false # enable all profile options
-iclass            false # enable instruction class profiling
-iprof             true # enable instruction profiling
-brprof            false # enable branch instruction profiling
-amprof            false # enable address mode profiling
-segprof            false # enable load/store address segment
profiling
-tsymprof           false # enable text symbol profiling
-taddrprof          false # enable text address profiling
-dsymprof           false # enable data symbol profiling
-internal           false # include compiler-internal symbols
during symbol profiling
# -pcstat           <null> # profile stat(s) against text addr's
(mult uses ok)

```

```
sim: ** starting functional simulation **
```

MCF SPEC version 1.6.I

by Andreas Loebel

Copyright (c) 1998,1999 ZIB Berlin

All Rights Reserved.

nodes	: 16555
active arcs	: 244246
simplex iterations	: 182415
flow value	: 8980173901
new implicit arcs	: 300000
active arcs	: 544246
simplex iterations	: 189170
flow value	: 8910169940
new implicit arcs	: 300000
active arcs	: 844246
simplex iterations	: 216493
flow value	: 8650168945
new implicit arcs	: 300000
active arcs	: 1144246
simplex iterations	: 261464
flow value	: 8570161464
new implicit arcs	: 300000
active arcs	: 1444246
simplex iterations	: 290615
flow value	: 8570159306
new implicit arcs	: 300000
active arcs	: 1744246

```

simplex iterations      : 318729
flow value             : 8570157650
new implicit arcs      : 300000
active arcs            : 2044246
simplex iterations      : 340078
flow value             : 8570156531
new implicit arcs      : 300000
active arcs            : 2344246
simplex iterations      : 354548
flow value             : 8570156010
new implicit arcs      : 77333
active arcs            : 2421579
simplex iterations      : 361819
flow value             : 8570155949
new implicit arcs      : 1100
active arcs            : 2422679
simplex iterations      : 361826
flow value             : 8570155949
checksum               : 258659426
optimal

```

```
sim: ** simulation statistics **
```

```
sim_num_insn          49073291786 # total number of instructions
executed
```

```
sim_num_refs          20768099818 # total number of loads and stores
executed
```

```
sim_elapsed_time      6434 # total simulation time in seconds
```

```
sim_inst_rate         7627182.4349 # simulation speed (in insts/sec)
```

```

sim_inst_prof          # instruction profile
sim_inst_prof.array_size = 119
sim_inst_prof.bucket_size = 1
sim_inst_prof.count = 119
sim_inst_prof.total = 23303488009
sim_inst_prof.imin = 0
sim_inst_prof.imax = 119
sim_inst_prof.average = 195827630.3277
sim_inst_prof.std_dev = 626293071.4131
sim_inst_prof.overflows = 0
# pdf == prob dist fn, cdf == cumulative dist fn
#           index      count    pdf
sim_inst_prof.start_dist
nop                764    0.00
j                  J      651618221  2.80
jal                J      39688181   0.17
jr                 s      40956662   0.18
jalr               d,s      1536    0.00
beq                s,t,j  2455310771 10.54
bne                s,t,j  2132627839  9.15
blez               s,j    762830491  3.27
bgtz               s,j    393358    0.00
bltz               s,j    622677    0.00
bgez               s,j  1673441287  7.18
bc1f               j          0    0.00
bc1t               j          0    0.00
lb                 t,o(b)   7216069  0.03
lbu                 t,o(b)  15114749  0.06

```

lh	t,o(b)	25	0.00
lhu	t,o(b)	8043447	0.03
lw	t,o(b)	831357301	3.57
dlw	t,o(b)	71861	0.00
l.s	T,o(b)	50	0.00
l.d	T,o(b)	0	0.00
lwl	t,o(b)	0	0.00
lwr	t,o(b)	0	0.00
sb	t,o(b)	8734370	0.04
sh	t,o(b)	0	0.00
sw	t,o(b)	2717620861	11.66
dsw	t,o(b)	71861	0.00
dsz	o(b)	0	0.00
s.s	T,o(b)	40	0.00
s.d	T,o(b)	0	0.00
swl	t,o(b)	0	0.00
swr	t,o(b)	0	0.00
lb	t,(b+d)	0	0.00
lbu	t,(b+d)	0	0.00
lh	t,(b+d)	0	0.00
lhu	t,(b+d)	0	0.00
lw	t,(b+d)	0	0.00
dlw	t,(b+d)	0	0.00
l.s	T,(b+d)	0	0.00
l.d	T,(b+d)	0	0.00
sb	t,(b+d)	0	0.00
sh	t,(b+d)	0	0.00
sw	t,(b+d)	0	0.00

dsw	t,(b+d)	0	0.00
dsz	(b+d)	0	0.00
s.s	T,(b+d)	0	0.00
s.d	T,(b+d)	0	0.00
l.s.r2	T,(b+d)	0	0.00
s.s.r2	T,(b+d)	0	0.00
lw.r2	t,(b+d)	0	0.00
sw.r2	t,(b+d)	0	0.00
add	d,s,t	0	0.00
addi	t,s,i	0	0.00
addu	d,s,t	2175186010	9.33
addiu	t,s,i	3446779664	14.79
sub	d,s,t	0	0.00
subu	d,s,t	1969282580	8.45
mult	s,t	2820831	0.01
multu	s,t	1012	0.00
div	s,t	0	0.00
divu	s,t	904713	0.00
mfhi	d	1267507	0.01
mthi	s	0	0.00
mflo	d	3726556	0.02
mtlo	s	0	0.00
and	d,s,t	2147816	0.01
andi	t,s,u	19291912	0.08
or	d,s,t	1067609	0.00
ori	t,s,u	14642976	0.06
xor	d,s,t	398040	0.00
xori	t,s,u	160422	0.00

nor	d,s,t	70919	0.00
sll	d,t,H	518726247	2.23
sllv	d,t,s	432515	0.00
srl	d,t,H	33282197	0.14
srlv	d,t,s	360773	0.00
sra	d,t,H	38644117	0.17
srav	d,t,s	6	0.00
slt	d,s,t	2562709004	11.00
slti	t,s,i	67183788	0.29
sltu	d,s,t	1022147939	4.39
sltiu	t,s,i	3083867	0.01
add.s	D,S,T	0	0.00
add.d	D,S,T	10	0.00
sub.s	D,S,T	0	0.00
sub.d	D,S,T	0	0.00
mul.s	D,S,T	0	0.00
mul.d	D,S,T	10	0.00
div.s	D,S,T	0	0.00
div.d	D,S,T	0	0.00
abs.s	D,S	0	0.00
abs.d	D,S	0	0.00
mov.s	D,S	0	0.00
mov.d	D,S	20	0.00
neg.s	D,S	0	0.00
neg.d	D,S	0	0.00
cvt.s.d	D,S	0	0.00
cvt.s.w	D,S	0	0.00
cvt.d.s	D,S	0	0.00

cvt.d.w	D,S	30	0.00
cvt.w.s	D,S	0	0.00
cvt.w.d	D,S	0	0.00
c.eq.s	S,T	0	0.00
c.eq.d	S,T	0	0.00
c.lt.s	S,T	0	0.00
c.lt.d	S,T	0	0.00
c.le.s	S,T	0	0.00
c.le.d	S,T	0	0.00
sqr.t.s	D,S	0	0.00
sqr.t.d	D,S	0	0.00
syscall		773	0.00
break	B	0	0.00
lui	t,U	73445655	0.32
mfc1	t,S	40	0.00
dmfc1	t,S	10	0.00
cfc1	t,S	0	0.00
mtc1	t,S	20	0.00
dmtc1	t,S	0	0.00
ctc1	t,S	0	0.00
sim_inst_prof.end_dist			

ld_text_base	0x00400000 # program text (code) segment base
ld_text_size	113136 # program text (code) size in bytes
ld_data_base	0x10000000 # program initialized data segment base
ld_data_size	19060 # program init'ed '.data' and uninit'ed '.bss' size in bytes

ld_stack_base	0x7fffc000	# program stack segment base (highest address in stack)
ld_stack_size	16384	# program initial stack size
ld_prog_entry	0x00400140	# program entry point (initial PC)
ld_environ_base address	0x7fff8000	# program environment base address
ld_target_big_endian non-zero if big endian	0	# target executable endian-ness,
mem.page_count	24435	# total number of pages allocated
mem.page_mem allocated	97740k	# total size of memory pages
mem.ptab_misses misses	10414410	# total first level page table
mem.ptab_accesses	237836123995	# total page table accesses
mem.ptab_miss_rate	0.0000	# first level page table miss rate

(7) sim-safe

```
sh861201@eustis:~/SimpleScalar/simplesim-3.0/safe_Dir$ ../sim-safe -
max:inst 10000000 -dumpconfig config_file.config
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/Mcf
/home/sh861201/SimpleScalar/simplesim-3.0/benchmark/mcf/mcf/inp.in
```

sim-safe: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.

Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.

All Rights Reserved. This version of SimpleScalar is licensed for academic

non-commercial use. No portion of this work may be used by any commercial

entity, or for any commercial purpose, without the prior written permission

of SimpleScalar, LLC (info@simplescalar.com).

```
sim: command line: ../sim-safe -max:inst 10000000 -dumpconfig
config_file.config /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/Mcf /home/sh861201/SimpleScalar/simplesim-
3.0/benchmark/mcf/mcf/inp.in
```

sim: simulation started @ Sat Feb 27 17:10:24 2016, options follow:

sim-safe: This simulator implements a functional simulator. This functional simulator is the simplest, most user-friendly simulator in the

simplescalar tool set. Unlike sim-fast, this functional simulator checks

for all instruction errors, and the implementation is crafted for clarity

rather than speed.

```

# -config                # load configuration from a file
# -dumpconfig            # dump configuration to a file
# -h                    false # print help message
# -v                    false # verbose operation
# -d                    false # enable debug message
# -i                    false # start in Dlite debugger
-seed                    1 # random number generator seed (0 for
timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt                <null> # restore EIO trace execution from
<fname>
# -redir:sim            <null> # redirect simulator output to file
(non-interactive only)
# -redir:prog           <null> # redirect simulated program output to
file
-nice                    0 # simulator scheduling priority
-max:inst               10000000 # maximum number of inst's to execute

```

```
sim: ** starting functional simulation **
```

MCF SPEC version 1.6.I

by Andreas Loebel

Copyright (c) 1998,1999 ZIB Berlin

All Rights Reserved.

```
sim: ** simulation statistics **
```

```
sim_num_insn           10000000 # total number of instructions
executed

```

sim_num_refs executed	6663806 # total number of loads and stores
sim_elapsed_time	1 # total simulation time in seconds
sim_inst_rate	10000000.0000 # simulation speed (in insts/sec)
ld_text_base	0x00400000 # program text (code) segment base
ld_text_size bytes	113136 # program text (code) size in
ld_data_base base	0x10000000 # program initialized data segment
ld_data_size uninit'ed `.bss' size in bytes	19060 # program init'ed `.data' and
ld_stack_base (highest address in stack)	0x7fffc000 # program stack segment base
ld_stack_size	16384 # program initial stack size
ld_prog_entry	0x00400140 # program entry point (initial PC)
ld_envIRON_base address	0x7fff8000 # program environment base address
ld_target_big_endian non-zero if big endian	0 # target executable endian-ness,
mem.page_count	6540 # total number of pages allocated
mem.page_mem allocated	26160k # total size of memory pages
mem.ptab_misses misses	8589 # total first level page table
mem.ptab_accesses	54038872 # total page table accesses
mem.ptab_miss_rate	0.0002 # first level page table miss rate