

# Introduction to TetraMAX

Created By: Shayan (Sean) Taheri

TetraMAX is used to check testability design rules and to automatically generate manufacturing test vectors for a logic design. It is included in RTL synthesis and test category of Synopsys tools.

TetraMAX is a high-speed, high-capacity automatic test pattern generation (ATPG) tool. It can generate test patterns that maximize test coverage while using a minimum number of test vectors for a variety of design types and design flows. It is well suited for designs of all sizes up to millions of gates.

TetraMAX can read design netlists in Verilog, VHDL, and EDIF formats; and test protocol information in STIL format. Also, it can write pattern files in a variety of standard and proprietary formats: WGL, STIL, Verilog, VHDL, Fujitsu TDL, TI TDL91, and Toshiba TSTL2. This tool supports the following design-for-test (DFT) styles:

- Various scan flip-flop types (multiplexed flip-flop, master, slave, transparent latch, and so on)
- Internal, non-decoded three-state buses
- Bus keepers
- RAM and ROM models
- Proprietary and standard test controllers (such as IEEE 1149.1-compliant boundary scan)

## ATGP Modes

TetraMAX offers three different ATPG modes:

- Basic-Scan ATPG: In this mode, TetraMAX operates as a full-scan, combinational-only ATPG tool. To get high-test coverage, the sequential elements need to be scanning elements.
- Fast-Sequential ATPG: This mode provides limited support for partial-scan designs. It allows data to be propagated through non-scan sequential elements in the design. Using the “-capture\_cycles” option of the “set\_atpg” command can enable it.
- Full-Sequential ATPG: It is like Fast-Sequential ATPG with this difference that it can increase test coverage in partial-scan designs. Using the “-full\_seq\_atpg” option of the “set\_atpg”

command can enable it.

### **Supported Fault Models:**

TetraMAX supports test pattern generation for five types of fault models:

- Stuck-At: This model is the standard model for test pattern generation.
- Transition: It is used to generate test patterns to detect single-node slow-to-rise and slow-to-fall faults.
- Path Delay: The path delay fault model tests and characterizes critical timing paths in a design.
- IDDQ: This model assumes that a circuit defect will cause excessive current drain due to an internal short circuit from a node to ground or to a power supply.

## Let's Start TetraMAX

### 1) Setting up your run directory

Log on to a LINUX machine using your account.

### 2) The LINUX initial file (.bashrc)

- Each LINUX user has an initialization file in their home directory  
This directory is called “.bashrc” that is hidden.
- To open the file, first go to your home directory and then type:  
`gedit ~/.bashrc`  
(Note: “gedit” is a text editor !)
- Your “.bashrc” file will look something like this:

```
# .bashrc
# Source global definitions
if [ -f /etc/bashrc ]; then
. /etc/bashrc
fi
```

- Add the following at the bottom of the “.bashrc” file:

```
# User specific aliases and functions
export LM_LICENSE_FILE=/opt/software/elicense.dat
export
PATH=/opt/software/mentor/modeltech/bin:/opt/software/
cadence/edil10/bin:/opt/software/synopsys/synthesis/bi
n:/opt/software/synopsys/coretools/bin:/opt/software/s
ynopsys/hspice/bin:/opt/software/synopsys/tetramax/bin
:$PATH
export
MODELSIM=/opt/software/mentor/modeltech/modelsim.ini
```

- Save and then exit the file

Type the command: “`source ~/.bashrc`” and then the new “.bashrc” file will take into effect.

### 3) Running TetraMAX

Please type “tmax &” in terminal to run the TetraMAX.




Figure 1

## **TetraMAX GUI Main Window:**

### Basic ATPG Design Flow:

The basic ATPG flow applies to relatively straightforward designs. It consists of the following steps:

- 1) Preprocess your netlist to meet the requirements of TetraMAX (If necessary)
- 2) Read in the netlist
- 3) Read in the library models
- 4) Build the ATPG design model
- 5) Read in the STIL test protocol file, generated by DFT Compiler or another source
- 6) To prepare the design for ATGP, set up the fault list, analyze buses for contention, and the ATGP options
- 7) Run automatic test pattern generation
- 8) Review the test coverage and rerun ATGP if necessary
- 9) Rerun ATGP
- 10) Save the test patterns and fault list

Note: Figure 2 shows the Basic ATGP Design Flow.




Figure 2

## **Preparing the Netlist:**

Before reading in the netlist or the library models, you should check to see if any of the modules in your netlist have the same names as the library models. In the case of duplicate module definitions, the last one encountered is the one used. Therefore, if you read in your netlist and then read in library models, the modules in your netlist are overwritten by any library models that having the same names.

If you need to start over or you want to clear the in-memory design and switch to a new design, use the following commands:

- 1) BUILD-T> read\_netlist -delete
- 2) BUILD-T> read\_netlist filename -delete

## **Reading the Netlist:**

```
BUILD-T> read_netlist netlist_directory_name/*.v
```

## **Reading Library Models:**

```
BUILD-T> read_netlist library_directory_name/*.v
```