Table. Required statistics (usage counts) for power analysis

Components can call *getPower*(*Cycle_t current*, *ptype power_type*, *char *user_parms*, *int total_cycles*) to get power dissipation of the subcomponent, *power_type*, during time interval, *total_cycles*. Power dissipation of a sub-component depends on several statistics (user_parms), and different power models require different sets of statistics. Component writer can pass these statistics in string format to power models.

For example, a core component can get power dissipation of its il1 cache from McPAT by calling, getPower(current_cycle, CACHE_IL1, "1:1:1:1:0", 3); which tells McPAT that the il1 cache has number of read hits = 1 number of read misses = 1 number of miss buffer access = 1 number of fill buffer access = 1 number of prefetch buffer access = 1 number of wbb buffer access = 0 during the past 3 cycles.

The getPower function returns power dissipation estimated by McPAT based on these statistics (user_parms).

Sim-Panalyzer	
ptype	Statistics (user_parms)
CACHE_IL1	<read(0) write(1)="">:<cache access="" address="" starting="">:<access latency="">:<usage count=""></usage></access></cache></read(0)>
CACHE_IL2	<read(0) write(1)="">:<cache access="" address="" starting="">:<access latency="">:<usage count=""></usage></access></cache></read(0)>
CACHE_DL1	<read(0) write(1)="">:<cache access="" address="" starting="">:<access latency="">:<usage count=""></usage></access></cache></read(0)>
CACHE_DL2	<read(0) write(1)="">:<cache access="" address="" starting="">:<access latency="">:<usage count=""></usage></access></cache></read(0)>
CACHE_ITLB	<read(0) write(1)="">:<cache access="" address="" starting="">:<access latency="">:<usage count=""></usage></access></cache></read(0)>
CACHE_DTLB	<read(0) write(1)="">:<cache access="" address="" starting="">:<access latency="">:<usage count=""></usage></access></cache></read(0)>
BPRED	<usage count=""></usage>

RF	<usage count=""></usage>
ALU	<usage count=""></usage>
FPU	<usage count=""></usage>
MULT	<usage count=""></usage>
LOGIC	<usage count=""></usage>
IO	<read(0) write(1)="">:<io access="" address="" starting="">:<access latency="">:<usage count=""></usage></access></io></read(0)>
CLOCK	<usage count=""></usage>
	McPAT
ptype	Statistics (user_parms)
CACHE_IL1	<pre><number hits="" of="" read="">:<read misses="">:<miss access="" buf="">:<fill access="" buf="">:<pre></pre>refetch buf access>:<wbb access="" buf=""></wbb></fill></miss></read></number></pre>
CACHE_DL1	<pre><number hits="" of="" read="">:<read misses="">:<miss access="" buf="">:<fill access="" buf="">:<pre>fetch buf access>:<write_access></write_access></pre></fill></miss></read></number></pre>
CACHE_ITLB	<number hits="" of="" total="">:<total misses=""></total></number>
CACHE_DTLB	<number hits="" of="" total="">:<total misses=""></total></number>
RF	<pre><number int="" of="" reads="" regfile="">:<int regfile="" writes="">:<float reads="" regfile="">:<float regfile="" writes="">:</float></float></int></number></pre> <pre>cphy int regfile reads>:<phy float="" regfile="" writes=""></phy></pre>
IB	<number buffer="" instruction="" of="" reads="">:<instruction buffer="" writes=""></instruction></number>
ISSUE_Q	<number instruction="" of="" reads="" window="">:<instruction window="" writes=""></instruction></number>
INST_DECODER	<number instructions="" of="" total=""></number>
PIPELINE	none
BYPASS	<number access="" bypassbus="" of="">:<integer instructions="">:<floating instructions="" point=""></floating></integer></number>
LOGIC	<number instructions="" of="" total="">:<int instructions="">:<fp instructions=""></fp></int></number>
ALU	<number instructions="" int="" of=""></number>
FPU	<number fp="" instructions="" of=""></number>
EXEU	<number instructions="" int="" of=""></number>
LSQ	inorder <number access="" lsq="" of="">; ooo<number buffer="" load="" of="" reads="">:<store buffer="" reads="">:<store buffer="" writes=""></store></store></number></number>

BPRED	<number branch="" instructions="" of="">: branch mispredictions></number>
RAT	<number instructions="" int="" of="">: committed instructions>:<fp instructions=""></fp></number>
ROB	<number of="" reads="" rob="">:<rob writes=""></rob></number>
BTB	<number branch="" instructions="" of="">: branch mispredictions></number>
CACHE_L2	<pre><number accesses="" of="" read="">:<write accesses="">:<miss accesses="" buffer="">:<fill accesses="" buffer="">: <pre><pre><pre><pre>cprefetch buffer reads>:<ure><pre>cprefetch buffer writes>:<wbb reads="">:<ure><ure>L2directory write accesses></ure></ure></wbb></pre></ure></pre></pre></pre></pre></fill></miss></write></number></pre>
MEM_CTRL	<number controller="" memory="" of="" reads="">:<memory controller="" memory="" writes=""></memory></number>
ROUTER	<number accesses="" of="" router="" total=""></number>
CLOCK	none