

Table. Parameters required in the configuration for power analysis by each power model

There are currently 5 component types supported in SST for power analysis (core, clock, memory controller, IO, NoC/router). Each component may be broken into several sub-components for power analysis. For example, the component, core, has several sub-components, such as il1, dl1, logic, alu, fpu, etc.

Each sub-component requires a set of parameters set up in the configuration file for power analysis. The set of parameters also varies between different power models. The table below lists the parameters required for power analysis of each component/sub-component. It shows,

Parameter Description (unit of the parameter or options)

configuration parameter name

For example, one of the parameters that level 1 instruction cache requires for power analysis by Sim-Panalyzer is capacitance. To set this up in the configuration file, one should include

`<cache_il1_sC>value</cache_il1_sC>`

where *value* is the value of il1's capacitance whose unit is the pF.

		Sim-Panalyzer	McPAT
Component Type	Sub-component Type (ptype)		
core	level 1 instruction cache (CACHE-IL1)	Capacitance (pF) <i>cache_il1_sC</i>	Capacity (Bytes) <i>cache_il1_sC</i>
		Supply voltage (v) <i>supply_voltage</i>	Line size <i>cache_il1_line_size</i>
		Cache frequency (Hz) <i>cache_freq</i>	Associativity <i>cache_il1_associativity</i>
		Number of read ports <i>cache_il1_number_read_ports</i>	Throughput <i>cache_il1_throughput</i>

		Sim-Panalyzer	McPAT
		Number of write ports <i>cache_il1_number_write_ports</i>	Latency <i>cache_il1_latency</i>
		Number of read/write ports <i>cache_il1_number_readwrite_ports</i>	Miss buffer size <i>cache_il1_miss_buffer_size</i>
		Number of sets <i>cache_il1_number_sets</i>	Fill buffer size <i>cache_il1_fill_buffer_size</i>
		Line size <i>cache_il1_line_size</i>	Prefetch buffer size <i>cache_il1_prefetch_buffer_size</i>
		Number of bitlines <i>cache_il1_number_bitlines</i>	Number of banks <i>cache_il1_number_banks</i>
		Number of wordlines <i>cache_il1_number_wordlines</i>	Physical address width <i>core_physical_address_width</i>
		Associativity <i>cache_il1_associativity</i>	Core temperature (Fahrenheit) <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Clock rate <i>core_clock_rate</i>
	level 1 data cache (CACHE-DL1)	Capacitance (pF) <i>cache_dl1_sC</i>	Capacity (B) <i>cache_dl1_sC</i>
		Supply voltage (v) <i>supply_voltage</i>	Line size <i>cache_dl1_line_size</i>
		Cache frequency (Hz) <i>cache_freq</i>	Associativity <i>cache_dl1_associativity</i>
		Number of read ports <i>cache_dl1_number_read_ports</i>	Throughput <i>cache_dl1_throughput</i>
		Number of write ports <i>cache_dl1_number_write_ports</i>	Latency <i>cache_dl1_latency</i>

		Sim-Panalyzer	McPAT
		Number of read/write ports <i>cache_dl1_number_readwrite_ports</i>	Miss buffer size <i>cache_dl1_miss_buffer_size</i>
		Number of sets <i>cache_dl1_number_sets</i>	Fill buffer size <i>cache_dl1_fill_buffer_size</i>
		Line size <i>cache_dl1_line_size</i>	Prefetch buffer size <i>cache_dl1_prefetch_buffer_size</i>
		Number of bitlines <i>cache_dl1_number_bitlines</i>	Number of banks <i>cache_dl1_number_banks</i>
		Number of wordlines <i>cache_dl1_number_wordlines</i>	Physical address width <i>core_physical_address_width</i>
		Associativity <i>cache_dl1_associativity</i>	Core emperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Clock rate <i>core_clock_rate</i>
	level 2 instruction cache (CACHE-IL2)	Capacitance (pF) <i>cache_il2_sC</i>	N/A
		Supply voltage (v) <i>supply_voltage</i>	
		Cache frequency (Hz) <i>cache_freq</i>	
		Number of read ports <i>cache_il2_number_read_ports</i>	
		Number of write ports <i>cache_il2_number_write_ports</i>	
		Number of read/write ports <i>cache_il2_number_readwrite_ports</i>	

		Sim-Panalyzer	McPAT
		Number of sets <i>cache_il2_number_sets</i>	
		Line size <i>cache_il2_line_size</i>	
		Number of bitlines <i>cache_il2_number_bitlines</i>	
		Number of wordlines <i>cache_il2_number_wordlines</i>	
		Associativity <i>cache_il2_associativity</i>	
	level 2 data cache (CACHE-DL2)	Capacitance (pF) <i>cache_dl2_sC</i>	N/A
		Supply voltage (v) <i>supply_voltage</i>	
		Cache frequency (Hz) <i>cache_freq</i>	
		Number of read ports <i>cache_dl2_number_read_ports</i>	
		Number of write ports <i>cache_dl2_number_write_ports</i>	
		Number of read/write ports <i>cache_dl2_number_readwrite_ports</i>	
		Number of sets <i>cache_dl2_number_sets</i>	
		Line size <i>cache_dl2_line_size</i>	
		Number of bitlines <i>cache_dl2_number_bitlines</i>	

		Sim-Panalyzer	McPAT
		Number of wordlines <i>cache_dl2_number_wordlines</i>	
		Associativity <i>cache_dl2_associativity</i>	
	level 2 cache (CACHE-L2)	N/A	Capacity (B) <i>cache_l2_sC</i>
			Line size <i>cache_l2_line_size</i>
			Associativity <i>cache_l2_associativity</i>
			Throughput <i>cache_l2_throughput</i>
			Latency <i>cache_l2_latency</i>
			Miss buffer size <i>cache_l2_miss_buffer_size</i>
			Fill buffer size <i>cache_l2_fill_buffer_size</i>
			Prefetch buffer size <i>cache_l2_prefetch_buffer_size</i>
			Number of banks <i>cache_l2_number_banks</i>
			Physical address width <i>core_physical_address_width</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>

		Sim-Panalyzer	McPAT
			Core clock rate <i>core_clock_rate</i>
			L2 clock rate <i>cache_l2_clock_rate</i>
			Directory capacity (B) <i>cache_l2dir_sC</i>
			Directory line size <i>cache_l2dir_line_size</i>
			Directory associativity <i>cache_l2dir_associativity</i>
			Directory throughput <i>cache_l2dir_throughput</i>
			Directory latency <i>cache_l2dir_latency</i>
	instruction TLB (CACHE-ITLB)	Capacitance (pF) <i>cache_itlb_sC</i>	Capacity (B) <i>cache_itlb_sC</i>
		Supply voltage (v) <i>supply_voltage</i>	Line size <i>cache_itlb_line_size</i>
		Cache frequency (Hz) <i>cache_freq</i>	Associativity <i>cache_itlb_associativity</i>
		Number of read ports <i>cache_itlb_number_read_ports</i>	Throughput <i>cache_itlb_throughput</i>
		Number of write ports <i>cache_itlb_number_write_ports</i>	Latency <i>cache_itlb_latency</i>
		Number of read/write ports <i>cache_itlb_number_readwrite_ports</i>	Miss buffer size <i>cache_itlb_miss_buffer_size</i>
		Number of sets <i>cache_itlb_number_sets</i>	Fill buffer size <i>cache_itlb_fill_buffer_size</i>

		Sim-Panalyzer	McPAT
		Line size <i>cache_itlb_line_size</i>	Prefetch buffer size <i>cache_itlb_prefetch_buffer_size</i>
		Number of bitlines <i>cache_itlb_number_bitlines</i>	Number of banks <i>cache_itlb_number_banks</i>
		Number of wordlines <i>cache_itlb_number_wordlines</i>	Physical address width <i>core_physical_address_width</i>
		Associativity <i>cache_itlb_associativity</i>	Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
	data TLB (CACHE-DTLB)	Capacitance (pF) <i>cache_dtlb_sC</i>	Capacity (B) <i>cache_dtlb_sC</i>
		Supply voltage (v) <i>supply_voltage</i>	Line size <i>cache_dtlb_line_size</i>
		Cache frequency (Hz) <i>cache_freq</i>	Associativity <i>cache_dtlb_associativity</i>
		Number of read ports <i>cache_dtlb_number_read_ports</i>	Throughput <i>cache_dtlb_throughput</i>
		Number of write ports <i>cache_dtlb_number_write_ports</i>	Latency <i>cache_dtlb_latency</i>
		Number of read/write ports <i>cache_dtlb_number_readwrite_ports</i>	Miss buffer size <i>cache_dtlb_miss_buffer_size</i>
		Number of sets <i>cache_dtlb_number_sets</i>	Fill buffer size <i>cache_dtlb_fill_buffer_size</i>
		Line size <i>cache_dtlb_line_size</i>	Prefetch buffer size <i>cache_dtlb_prefetch_buffer_size</i>

		Sim-Panalyzer	McPAT
		Number of bitlines <i>cache_dtlb_number_bitlines</i>	Number of banks <i>cache_dtlb_number_banks</i>
		Number of wordlines <i>cache_dtlb_number_wordlines</i>	Physical address width <i>core_physical_address_width</i>
		Associativity <i>cache_dtlb_associativity</i>	Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
	branch predictor (BPRED)	Capacitance(pF) <i>bpred_sC</i>	Global predictor bits <i>bpred_global_predictor_bits</i>
		Supply voltage (v) <i>supply_voltage</i>	Number of global predictor entries <i>bpred_global_predictor_entries</i>
		Branch predictor frequency (Hz) <i>bpred_freq</i>	Prediction width <i>bpred_prediction_width</i>
		Number of rows <i>bpred_number_rows</i>	Local predictor size <i>bpred_local_predictor_size</i>
		Number of columns <i>bpred_number_cols</i>	Number of local predictor entries <i>bpred_local_predictor_entries</i>
		Number of read ports <i>bpred_number_read_ports</i>	Chooser predictor bits <i>bpred_chooser_predictor_bits</i>
		Number of write ports <i>bpred_number_write_ports</i>	Number of chooser predictor entries <i>bpred_chooser_predictor_entries</i>
		Number of read/write ports <i>bpred_number_readwrite_ports</i>	Architecture floating point register file size <i>archi_Regs_FRF_size</i>
			Number hardware threads <i>core_number_hardware_threads</i>

		Sim-Panalyzer	McPAT
			Virtual address width <i>core_virtual_address_width</i>
			RAS size <i>core_RAS_size</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
	Register file (RF)	Capacitance(pF) <i>rf_sC</i>	Machine bits <i>machine_bits</i>
		Supply voltage (v) <i>supply_voltage</i>	Architecture integer register file size <i>archi_Regs_IRF_size</i>
		Register file frequency (Hz) <i>rf_freq</i>	Architecture floating point register file size <i>archi_Regs_FRF_size</i>
		Number of rows <i>rf_number_rows</i>	Physical integer register file size <i>core_phy_Regs_IRF_size</i>
		Number of columns <i>rf_number_cols</i>	Physical floating point register file size <i>core_phy_Regs_FRF_size</i>
		Number of read ports <i>rf_number_read_ports</i>	Issue width <i>core_issue_width</i>
		Number of write ports <i>rf_number_write_ports</i>	Register windows size <i>core_register_windows_size</i>
		Number of read/write ports <i>rf_number_readwrite_ports</i>	Number of hardware threads <i>core_number_hardware_threads</i>

		Sim-Panalyzer	McPAT
			Core temperature <i>core_temperature</i>
			Tech node <i>core_tech_node</i>
			Opcode width <i>core_opcode_width</i>
			Virtual address width <i>core_virtual_address_width</i>
			Core clock rate <i>core_clock_rate</i>
	Logic (LOGIC)	Supply voltage (v) <i>supply_voltage</i>	Instruction window size <i>core_instruction_window_size</i>
		Logic frequency (Hz) <i>logic_freq</i>	Issue width <i>core_issue_width</i>
		Logic style (STATIC or DYNAMIC) <i>logic_style</i>	Number of hardware threads <i>core_number_hardware_threads</i>
		Number of gates <i>logic_num_gates</i>	Decode width <i>core_decode_width</i>
		Number of functions <i>logic_num_functions</i>	Architecture integer register file size <i>archi_Regs_IRF_size</i>
		Number of fan in <i>logic_num_fan_in</i>	Architecture floating point register file size <i>archi_Regs_FRF_size</i>
		Number of fan out <i>logic_num_fan_out</i>	Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>

		Sim-Panalyzer	McPAT
			Core clock rate <i>core_clock_rate</i>
	ALU (ALU)	Capacitance (pF) <i>alu_eC</i>	Capacity (B) <i>alu_sC</i>
		Supply voltage (v) <i>supply_voltage</i>	
		ALU frequency (Hz) <i>alu_freq</i>	
	FPU (FPU)	Capacitance (pF) <i>fpu_eC</i>	Capacity (B) <i>fpu_sC</i>
		Supply voltage (v) <i>supply_voltage</i>	
		ALU frequency (Hz) <i>fpu_freq</i>	
	multiplier (MULT)	Capacitance (pF) <i>mult_eC</i>	N/A
		Supply voltage (v) <i>supply_voltage</i>	
		ALU frequency (Hz) <i>mult_freq</i>	
	instruction buffer (IB)	N/A	Number of read/write ports <i>ib_number_readwrite_ports</i>
			Issue width <i>core_issue_width</i>
			Number of hardware threads <i>core_number_hardware_threads</i>
			Instruction buffer size <i>core_instruction_buffer_size</i>

		Sim-Panalyzer	McPAT
			Instruction length <i>core_instruction_length</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Virtual address width <i>core_virtual_address_width</i>
			Virtual memory page size <i>core_virtual_memory_page_size</i>
			Core clock rate <i>core_clock_rate</i>
	issue queue (ISSUE_Q)	N/A	Number of hardware threads <i>core_number_hardware_threads</i>
			Instruction length <i>core_instruction_length</i>
			Instruction window size <i>core_instruction_window_size</i>
			Issue width <i>core_issue_width</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
			Architecture integer register file size <i>archi_Regs_IRF_size</i>

		Sim-Panalyzer	McPAT
			Architecture floating point register file size <i>archi_Regs_FRF_size</i>
			physical integer register file size <i>core_phy_Regs_IRF_size</i>
			Physical integer register file size <i>core_phy_Regs_FRF_size</i>
			Machine bits <i>machine_bits</i>
	instruction decoder (INST_DECODER)	N/A	Opcode width <i>core_opcode_width</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
	bypass (BYPASS)		Number of hardware threads <i>core_number_hardware_threads</i>
			Number of ALU in the core <i>ALU_per_core</i>
			Machine bits <i>machine_bits</i>
			Number of FPU in the core <i>FPU_per_core</i>
			Opcode width <i>core_opcode_width</i>
			Virtual address width <i>core_virtual_address_width</i>

		Sim-Panalyzer	McPAT
			Machine bits <i>machine_bits</i>
			Store buffer size <i>core_store_buffer_size</i>
			Number of memory ports <i>core_memory_ports</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
			Physical floating point register file size <i>core_phy_Regs_FRF_size</i>
	EXEU (EXEU)	N/A	Capacitance (pF) <i>exeu_sC</i>
	pipeline (PIPELINE)	N/A	Number of hardware threads <i>core_number_hardware_threads</i>
			Fetch width <i>core_fetch_width</i>
			Decode width <i>core_decode_width</i>
			Issue width <i>core_issue_width</i>
			Commit width <i>core_commit_width</i>
			Instruction length <i>core_instruction_length</i>

		Sim-Panalyzer	McPAT
			Virtual address width <i>core_virtual_address_width</i>
			Opcode width <i>core_opcode_width</i>
			Integer pipeline depth <i>core_int_pipeline_depth</i>
			Machine bits <i>machine_bits</i>
			Architecture integer register file size <i>archi_Regs_IRF_size</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
	LSQ (LSQ)	N/A	Opcode width <i>core_opcode_width</i>
			Virtual address width <i>core_virtual_address_width</i>
			Number of hardware threads <i>core_number_hardware_threads</i>
			Machine bits <i>machine_bits</i>
			Store buffer size <i>core_store_buffer_size</i>
			Load buffer size <i>core_load_buffer_size</i>
			Number of memory ports <i>core_memory_ports</i>

		Sim-Panalyzer	McPAT
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
	register alias table (RAT)	N/A	Architecture integer register file size <i>archi_Regs_IRF_size</i>
			Physical integer register file size <i>core_phy_Regs_IRF_size</i>
			Architecture floating point register file size <i>archi_Regs_FRF_size</i>
			Physical floating point register file size <i>core_phy_Regs_FRF_size</i>
			Reorder buffer size <i>core_ROB_size</i>
			Number of hardware threads <i>core_number_hardware_threads</i>
			Decode width <i>core_decode_width</i>
			Issue width <i>core_issue_width</i>
			Commit width <i>core_commit_width</i>
			Core temperature <i>core_temperature</i>

		Sim-Panalyzer	McPAT
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
	reorder buffer (ROB)	N/A	Physical floating point register file size <i>core_phy_Regs_FRF_size</i>
			Physical integer register file size <i>core_phy_Regs_IRF_size</i>
			Architecture integer register file size <i>archi_Regs_IRF_size</i>
			Architecture floating point register file size <i>archi_Regs_FRF_size</i>
			Virtual address width <i>core_virtual_address_width</i>
			Number of hardware threads <i>core_number_hardware_threads</i>
			Machine bits <i>machine_bits</i>
			Reorder buffer size <i>core_ROB_size</i>
			Issue width <i>core_issue_width</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>

		Sim-Panalyzer	McPAT
			Core clock rate <i>core_clock_rate</i>
	branch target buffer (BTB)	N/A	Capacity (B) <i>btb_sC</i>
			BTB associativity <i>btb_associativity</i>
			BTB throughput <i>btb_throughput</i>
			BTB latency <i>btb_latency</i>
			BTB number of banks <i>btb_number_banks</i>
			BTB line size <i>btb_line_size</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
			Branch predictor prediction width <i>bpred_prediction_width</i>
			Virtual address width <i>core_virtual_address_width</i>
			Number of hardware threads <i>core_number_hardware_threads</i>
memory controller	memory controller (MEM_CTRL)	N/A	Memory controller(MC) clock rate <i>mc_clock_rate</i>

		Sim-Panalyzer	McPAT
			MC LLC line length <i>mc_llc_line_length</i>
			MC databus width <i>mc_databus_width</i>
			MC addressbus width <i>mc_addressbus_width</i>
			MC register window size per channel <i>mc_req_window_size_per_channel</i>
			memory channels per MC <i>mc_memory_channels_per_mc</i>
			MC IO buffer size per channel <i>mc_IO_buffer_size_per_channel</i>
			MC peak transfer rate <i>mc_peak_transfer_rate</i>
			MC number of ranks <i>mc_number_ranks</i>
			Physical address width <i>core_physical_address_width</i>
			Opcode width <i>core_opcode_width</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
NoC	NoC (ROUTER)	N/A	NoC clock rate <i>router_clock_rate</i>

		Sim-Panalyzer	McPAT
			NoC topology (2DMESH or RING or CROSSBAR) <i>router_topology</i>
			NoC: number of horizontal nodes (ignored if CROSSBAR) <i>router_horizontal_nodes</i>
			NoC: number of vertical nodes (ignored if CROSSBAR) <i>router_vertical_nodes</i>
			If NoC has global link (ignored if CROSSBAR) <i>router_has_global_link</i>
			NoC: link throughput (ignored if CROSSBAR) <i>router_link_throughput</i>
			NoC: link latency (ignored if CROSSBAR) <i>router_link_latency</i>
			Router: number of flit bits <i>router_flit_bits</i>
			Router: input buffer entries per virtual channel <i>router_input_buffer_entries_per_vc</i>
			Router: virtual channel per port <i>router_virtual_channel_per_port</i>
			Router: number of input ports <i>router_input_ports</i>
			Router: number of output ports <i>router_output_ports</i>

		Sim-Panalyzer	McPAT
			Number of NoCs in the core <i>core_number_of_NoCs</i>
			Core temperature <i>core_temperature</i>
			Technology node <i>core_tech_node</i>
			Core clock rate <i>core_clock_rate</i>
clock	clock (CLOCK)	Supply voltage (v) <i>supply_voltage</i>	Core temperature <i>core_temperature</i>
		Clock frequency (Hz) <i>clock_freq</i>	Technology node <i>core_tech_node</i>
		Clock style (NORM_H or BALANCED_H) <i>clock_style</i>	Core clock rate <i>core_clock_rate</i>
		Clock skew <i>clock_skew</i>	
		Optimal clock buffer number <i>opt_clock_buffer_num</i>	
IO	IO (IO)	Capacitance (pF) <i>io_sC</i>	N/A
		Supply voltage <i>supply_voltage</i>	
		IO frequency <i>io_freq</i>	
		IO style (IN or OUT or BI) <i>io_style</i>	
		Optimal Io buffer number <i>opt_io_buffer_num</i>	

		Sim-Panalyzer	McPAT
		IO microstrip length <i>io_ustrip_len</i>	
		IO bus width <i>io_bus_width</i>	
		IO transaction size <i>io_transaction_size</i>	
		IO access time <i>io_access_time</i>	
		IO cycle time <i>io_cycle_time</i>	