
SEMICONDUCTOR DEVICES


MOS Transistors: Part 1




M.B.Patil
mbpatil@ee.iitb.ac.in
www.ee.iitb.ac.in/~sequel

Department of Electrical Engineering Indian Institute of Technology Bombay







* The MOS transistor (or MOSFET, i.e., MOS field-effect transistor) derives its name from the materials involved in the early transistors of this type: metal, oxide (SiO₂), and semiconductor.




- * The MOS transistor (or MOSFET, i.e., MOS field-effect transistor) derives its name from the materials involved in the early transistors of this type: metal, oxide (SiO₂), and semiconductor.
- * In modern MOS transistors, the metal layer is often replaced by highly doped polycrystalline silicon, and the oxide layer by a combination of SiO_2 and Si_3N_4 or by other insulators.




- * The MOS transistor (or MOSFET, i.e., MOS field-effect transistor) derives its name from the materials involved in the early transistors of this type: metal, oxide (SiO₂), and semiconductor.
- * In modern MOS transistors, the metal layer is often replaced by highly doped polycrystalline silicon, and the oxide layer by a combination of SiO_2 and Si_3N_4 or by other insulators.
- * The semiconductor is invariably silicon because it is relatively difficult to grow or deposit a high-quality insulating layer on other semiconductors.





- * The MOS transistor (or MOSFET, i.e., MOS field-effect transistor) derives its name from the materials involved in the early transistors of this type: metal, oxide (SiO₂), and semiconductor.
- * In modern MOS transistors, the metal layer is often replaced by highly doped polycrystalline silicon, and the oxide layer by a combination of SiO_2 and Si_3N_4 or by other insulators.
- * The semiconductor is invariably silicon because it is relatively difficult to grow or deposit a high-quality insulating layer on other semiconductors.
- * We will consider the metal-SiO₂-Si transistor.




- * The MOS transistor (or MOSFET, i.e., MOS field-effect transistor) derives its name from the materials involved in the early transistors of this type: metal, oxide (SiO₂), and semiconductor.
- * In modern MOS transistors, the metal layer is often replaced by highly doped polycrystalline silicon, and the oxide layer by a combination of SiO_2 and Si_3N_4 or by other insulators.
- * The semiconductor is invariably silicon because it is relatively difficult to grow or deposit a high-quality insulating layer on other semiconductors.
- * We will consider the metal-SiO₂-Si transistor.
- * Note that the substrate contact is not shown explicitly; it is assmued to be an ohmic contact.









* The heart of a MOS transistor is the MOS capacitor which consists of an insulator (SiO₂), with a metal on one side and a semiconductor on the other.





- * The heart of a MOS transistor is the MOS capacitor which consists of an insulator (SiO₂), with a metal on one side and a semiconductor on the other.
- * The oxide thickness $t_{\rm ox}$, which is typically of the order of 100 Å (i.e., 0.01 μ m), is crucial in determining the behaviour of the MOS capacitor.




- * The heart of a MOS transistor is the MOS capacitor which consists of an insulator (SiO₂), with a metal on one side and a semiconductor on the other.
- * The oxide thickness $t_{\rm ox}$, which is typically of the order of 100 Å (i.e., 0.01 μ m), is crucial in determining the behaviour of the MOS capacitor.
- * The metal thickness typically a few hundred nm depends on technological considerations, but its exact value is not important.









* A voltage V_G is applied to the "gate" (the metal layer) with respect to the bottom ohmic contact called "bulk" or "body" or "substrate" contact.





- * A voltage V_G is applied to the "gate" (the metal layer) with respect to the bottom ohmic contact called "bulk" or "body" or "substrate" contact.
- st We are interested in the charge distribution in the MOS structure for different V_G values.







- * A voltage V_G is applied to the "gate" (the metal layer) with respect to the bottom ohmic contact called "bulk" or "body" or "substrate" contact.
- * We are interested in the charge distribution in the MOS structure for different V_G values.
- * We consider the structure to be one-dimensional, i.e., the variations in ψ , n, p are assumed to be only along the y direction.






* Metal work function ϕ_m : An electron requires energy $q\phi_m$ to make a transition from the Fermi level to the vacuum level, i.e., to be free of the attractive forces it experiences inside the metal.







* Electron affinity χ_s : An electron at the edge of the conduction band in the semiconductor requires energy $q\chi_s$ to make a transition to the vacuum level, i.e., to be free of the attractive forces it experiences inside the semiconductor.

M. B. Patil, IIT Bombay







* In a MOS capacitor in equilibrium, the Fermi levels on both sides must be aligned, which requires a "built-in" potential difference between the M and S sides.





* In a MOS capacitor in equilibrium, the Fermi levels on both sides must be aligned, which requires a "built-in" potential difference between the M and S sides.







* In addition to the voltage drop on the semiconductor side, there is a voltage drop across the oxide layer. If there is no charge in the oxide layer, $\frac{d\mathcal{E}}{dy} = \frac{\rho}{\epsilon_{\text{ox}}} = 0 \rightarrow \mathcal{E} = \text{constant}.$









 $=q\phi_m-[E_g-(E_F-E_v(\infty))]-q\chi_s.$





 $=q\phi_m-[E_g-(E_F-E_v(\infty))]-q\chi_s.$



 $= q\phi_m - [E_g - (E_F - E_v(\infty))] - q\chi_s.$









 $(E_{\rm vac} - E_F)/q$ (in equilibrium) is called the semiconductor work function ϕ_s .

M. B. Patil, IIT Bombay





* The built-in potential difference can also be expressed as


 $E_{
m vac}(-t_{
m ox})-E_{
m vac}(\infty)=q(\phi_m-\phi_s)\equiv q\phi_{ms}$. (Note that ϕ_s depends on the doping density.)

Example

Find the difference $E_{\rm Vac}(-t_{\rm ox})-E_{\rm Vac}(\infty)$ for a MOS capacitor in which the gate metal is aluminium $(\phi_m=4.1\,{\rm V})$, and the semiconductor is (a) p-type silicon with $N_a=1\times 10^{17}\,{\rm cm}^{-3}$,

(b) *n*-type silicon with $N_d = 1 \times 10^{15} \text{ cm}^{-3}$.

(T = 300 K)



Example


Find the difference $E_{\rm vac}(-t_{\rm ox})-E_{\rm vac}(\infty)$ for a MOS capacitor in which the gate metal is aluminium $(\phi_m=4.1\,{\rm V})$, and the semiconductor is

- (a) p-type silicon with $N_a = 1 \times 10^{17} \, \text{cm}^{-3}$,
- (b) *n*-type silicon with $N_d = 5 \times 10^{15} \, \mathrm{cm}^{-3}$.

$$(T = 300 \text{ K})$$

Solution:

(a)
$$q\phi_s = q\chi_s + \left[E_g + k_B T \log\left(\frac{p_0}{N_v}\right)\right]$$




Find the difference $E_{\rm vac}(-t_{\rm ox})-E_{\rm vac}(\infty)$ for a MOS capacitor in which the gate metal is aluminium $(\phi_m=4.1\,{\rm V})$, and the semiconductor is

- (a) p-type silicon with $N_a = 1 \times 10^{17} \, \mathrm{cm}^{-3}$,
- (b) *n*-type silicon with $N_d = 5 \times 10^{15} \, \mathrm{cm}^{-3}$.

$$(T = 300 \text{ K})$$

(a)
$$q\phi_s = q\chi_s + \left[E_g + k_B T \log \left(\frac{p_0}{N_v} \right) \right]$$

= $4.05 + \left[1.12 + 0.0258 \times \log \left(\frac{10^{17}}{1.04 \times 10^{19}} \right) \right] = 5.05 \,\text{eV}.$




Find the difference $E_{\rm vac}(-t_{\rm ox})-E_{\rm vac}(\infty)$ for a MOS capacitor in which the gate metal is aluminium $(\phi_m=4.1\,{\rm V})$, and the semiconductor is

- (a) p-type silicon with $N_a = 1 \times 10^{17} \, \text{cm}^{-3}$,
- (b) *n*-type silicon with $N_d = 5 \times 10^{15} \, \mathrm{cm}^{-3}$.

$$(T = 300 \text{ K})$$

(a)
$$q\phi_s = q\chi_s + \left[E_g + k_B T \log \left(\frac{p_0}{N_v} \right) \right]$$

= $4.05 + \left[1.12 + 0.0258 \times \log \left(\frac{10^{17}}{1.04 \times 10^{19}} \right) \right] = 5.05 \,\text{eV}.$
 $\rightarrow E_{\text{Vac}}(-t_{\text{OX}}) - E_{\text{Vac}}(\infty) = q(\phi_m - \phi_s) = -0.95 \,\text{eV}.$



Find the difference $E_{\rm vac}(-t_{\rm ox})-E_{\rm vac}(\infty)$ for a MOS capacitor in which the gate metal is aluminium $(\phi_m=4.1\,{\rm V})$, and the semiconductor is


- (a) p-type silicon with $N_a = 1 \times 10^{17} \, \text{cm}^{-3}$,
- (b) *n*-type silicon with $N_d = 5 \times 10^{15} \, \mathrm{cm}^{-3}$.

$$(T = 300 \text{ K})$$

(a)
$$q\phi_s = q\chi_s + \left[E_g + k_B T \log \left(\frac{p_0}{N_V} \right) \right]$$

= $4.05 + \left[1.12 + 0.0258 \times \log \left(\frac{10^{17}}{1.04 \times 10^{19}} \right) \right] = 5.05 \,\text{eV}.$
 $\rightarrow E_{\text{Vac}}(-t_{\text{ox}}) - E_{\text{Vac}}(\infty) = q(\phi_m - \phi_s) = -0.95 \,\text{eV}.$

(b)
$$q\phi_s = q\chi_s + (E_c - E_F) = 4.05 - k_B T \log\left(\frac{n_0}{N_c}\right)$$



Find the difference $E_{\rm vac}(-t_{\rm ox})-E_{\rm vac}(\infty)$ for a MOS capacitor in which the gate metal is aluminium $(\phi_m=4.1\,{\rm V})$, and the semiconductor is (a) p-type silicon with $N_a=1\times 10^{17}\,{\rm cm}^{-3}$,

(b) *n*-type silicon with $N_d = 5 \times 10^{15} \text{ cm}^{-3}$.


$$(T = 300 \text{ K})$$

(a)
$$q\phi_s = q\chi_s + \left[E_g + k_B T \log \left(\frac{p_0}{N_V} \right) \right]$$

= $4.05 + \left[1.12 + 0.0258 \times \log \left(\frac{10^{17}}{1.04 \times 10^{19}} \right) \right] = 5.05 \,\text{eV}.$
 $\rightarrow E_{\text{vac}}(-t_{\text{ox}}) - E_{\text{vac}}(\infty) = q(\phi_m - \phi_s) = -0.95 \,\text{eV}.$

(b)
$$q\phi_s = q\chi_s + (E_c - E_F) = 4.05 - k_B T \log\left(\frac{n_0}{N_c}\right)$$

= $4.05 - 0.0258 \times \log\left(\frac{5 \times 10^{15}}{2.8 \times 10^{19}}\right) = 4.27 \text{ eV}.$



Find the difference $E_{\rm vac}(-t_{\rm ox})-E_{\rm vac}(\infty)$ for a MOS capacitor in which the gate metal is aluminium $(\phi_m=4.1\,{\rm V})$, and the semiconductor is (a) p-type silicon with $N_a=1\times 10^{17}\,{\rm cm}^{-3}$,

(b) *n*-type silicon with $N_d = 5 \times 10^{15} \text{ cm}^{-3}$.


$$(T = 300 \text{ K})$$

(a)
$$q\phi_s = q\chi_s + \left[E_g + k_B T \log \left(\frac{p_0}{N_V} \right) \right]$$

= $4.05 + \left[1.12 + 0.0258 \times \log \left(\frac{10^{17}}{1.04 \times 10^{19}} \right) \right] = 5.05 \,\text{eV}.$
 $\rightarrow E_{\text{vac}}(-t_{\text{ox}}) - E_{\text{vac}}(\infty) = q(\phi_m - \phi_s) = -0.95 \,\text{eV}.$

(b)
$$q\phi_s = q\chi_s + (E_c - E_F) = 4.05 - k_B T \log\left(\frac{n_0}{N_c}\right)$$

= $4.05 - 0.0258 \times \log\left(\frac{5 \times 10^{15}}{2.8 \times 10^{19}}\right) = 4.27 \text{ eV}.$
 $\rightarrow E_{\text{Vac}}(-t_{\text{ox}}) - E_{\text{Vac}}(\infty) = q(\phi_m - \phi_s) = -0.17 \text{ eV}.$



Find the difference $E_{\text{vac}}(-t_{\text{ox}}) - E_{\text{vac}}(\infty)$ for a MOS capacitor in which the gate metal is aluminium ($\phi_m = 4.1 \text{ V}$), and the semiconductor is

- (a) p-type silicon with $N_a = 1 \times 10^{17} \, \mathrm{cm}^{-3}$,
- (b) *n*-type silicon with $N_d = 5 \times 10^{15} \, \text{cm}^{-3}$.

$$(T = 300 \text{ K})$$

Solution:


(a)
$$q\phi_s = q\chi_s + \left[E_g + k_B T \log \left(\frac{p_0}{N_V} \right) \right]$$


= $4.05 + \left[1.12 + 0.0258 \times \log \left(\frac{10^{17}}{1.04 \times 10^{19}} \right) \right] = 5.05 \text{ eV}.$
 $\rightarrow E_{\text{Vac}}(-t_{\text{ox}}) - E_{\text{Vac}}(\infty) = q(\phi_m - \phi_s) = -0.95 \text{ eV}.$

(b)
$$q\phi_s = q\chi_s + (E_c - E_F) = 4.05 - k_B T \log\left(\frac{n_0}{N_c}\right)$$


= $4.05 - 0.0258 \times \log\left(\frac{5 \times 10^{15}}{2.8 \times 10^{19}}\right) = 4.27 \text{ eV}.$
 $\rightarrow E_{\text{Vac}}(-t_{\text{ox}}) - E_{\text{Vac}}(\infty) = q(\phi_m - \phi_s) = -0.17 \text{ eV}.$


Home work: Draw the band diagram (to scale) for this case.






Given that there is a built-in band bending in a MOS capacitor, can we do something to make the bands flat?






Given that there is a built-in band bending in a MOS capacitor, can we do something to make the bands flat?


 \rightarrow Yes, we can apply a gate voltage.






Given that there is a built-in band bending in a MOS capacitor, can we do something to make the bands flat?


- \rightarrow Yes, we can apply a gate voltage.
 - * The flat-band voltage V_{FB} is equal to the gate voltage V_G (with respect to the body contact) which is required to make the band edges (E_C and E_V) flat.







Given that there is a built-in band bending in a MOS capacitor, can we do something to make the bands flat?


- \rightarrow Yes, we can apply a gate voltage.
 - * The flat-band voltage V_{FB} is equal to the gate voltage V_G (with respect to the body contact) which is required to make the band edges (E_C and E_V) flat.
 - * The flat-band voltage serves as an important reference voltage in the study of MOS capacitors and transistors.









* The flat-band condition can be achieved by making the vacuum level on the two sides coincide, which implies zero potential difference ($E_{\text{vac}} \sim -q\psi$).




* The flat-band condition can be achieved by making the vacuum level on the two sides coincide, which implies zero potential difference ($E_{\text{vac}} \sim -q\psi$).








* Applying a negative V_G pushes E_F up on the metal side (since electron energy $\sim -q\psi$).




- * Applying a negative V_G pushes E_F up on the metal side (since electron energy $\sim -q\psi$).
- * $E_F(M) E_F(S) = -qV_G$.












* This is not an equilibrium situation. However, since the oxide layer blocks current flow, the semiconductor is in a quasi-equilibrium condition, and we can therefore draw a constant Fermi level.







Suppose a voltage ΔV in addition to V_{FB} is applied, i.e., $V_G = V_{FB} + \Delta V$.



Suppose a voltage ΔV in addition to V_{FB} is applied, i.e., $V_G = V_{FB} + \Delta V$.





Suppose a voltage ΔV in addition to V_{FB} is applied, i.e., $V_G = V_{FB} + \Delta V$.




Suppose a voltage ΔV in addition to V_{FB} is applied, i.e., $V_G = V_{FB} + \Delta V$.


* The "excess" voltage ΔV appears partly across the oxide and partly across the semiconductor, i.e., $\Delta V = \Delta V_{\rm ox} + \Delta V_{\rm Si}$.







* If $\Delta V > 0$ V, the Fermi level E_F^M on the metal side goes *down* by $q\Delta V$, and the bands bend downward (with respect to the situation at $y \to \infty$).







* If $\Delta V < 0$ V, the Fermi level E_F^M on the metal side goes up by $-q\Delta V$, and the bands bend upward.





* Assuming that there is no surface charge at this interface or within the oxide layer, $\epsilon_{\rm Si}\mathcal{E}_{y}(0^{+})=\epsilon_{\rm ox}\mathcal{E}_{y}(0^{-}), \text{ i.e.,} \quad \epsilon_{\rm Si}\frac{d\psi}{dy}(0^{+})=\epsilon_{\rm ox}\frac{d\psi}{dy}(0^{-}), \quad |\Delta V_{\rm ox}|=|\mathcal{E}_{y}(0^{-})|\ t_{\rm ox}.$






* In practice, there is always some charge at the Si-SiO₂ interface because of the abrupt interruption of the crystalline silicon structure caused by the oxide. The effect of the interface charge and any other fixed charge within the oxide layer can be clubbed into a shift in the flat-band voltage.

MOS capacitor: example


 $\mathrm{q}\phi_\mathrm{m}\,{=}\,4.1\,\mathrm{eV}$

 $q\chi_s = 4.05 \text{ eV}$ $t_{ox} = 50 \text{ nm}$

 $N_a \!=\! 5\times 10^{16}\,\text{cm}^{-3}$ $V_{FB} \!\approx\! -1\,\text{V}$




MOS capacitor: example




* $V_G = -1.8\,\mathrm{V}$: accumulation of majority carriers (holes) near the interface

MOS capacitor: example




* $V_G = -1.8\,\mathrm{V}$: accumulation of majority carriers (holes) near the interface

MOS capacitor: example




- * $V_G = -1.8\,\mathrm{V}$: accumulation of majority carriers (holes) near the interface
- * $V_G = 0.2 \,\mathrm{V}$: depletion of majority carriers (holes) near the interface

MOS capacitor: example




- * $V_G = -1.8\,\mathrm{V}$: accumulation of majority carriers (holes) near the interface
- * $V_G = 0.2 \,\mathrm{V}$: depletion of majority carriers (holes) near the interface


MOS capacitor: example




- * $V_G = -1.8 \, \text{V}$: accumulation of majority carriers (holes) near the interface
- * $V_G = 0.2 \,\mathrm{V}$: depletion of majority carriers (holes) near the interface
- * $V_G = 1.5 \,\mathrm{V}$: depletion of majority carriers (holes) and a significant increase in minority carriers (electrons) near the interface




* When $V_G < V_{FB}$ is applied, the valence band edge E_v gets closer to the Fermi level E_F (as compared to the equilibrium situation), and we have $p > p_0$ near the surface (y = 0).



- * When $V_G < V_{FB}$ is applied, the valence band edge E_v gets closer to the Fermi level E_F (as compared to the equilibrium situation), and we have $p > p_0$ near the surface (y = 0).
- * The total charge in the semiconductor (per unit area in the x-z plane), $Q_s = \int_0^\infty \! \rho \, dy = q \int_0^\infty \! (N_d^+ N_a^- + p n) \, dy,$ is positive.




- * When $V_G < V_{FB}$ is applied, the valence band edge E_V gets closer to the Fermi level E_F (as compared to the equilibrium situation), and we have $p > p_0$ near the surface (y = 0).
- * The total charge in the semiconductor (per unit area in the x-z plane), $Q_s = \int_0^\infty \! \rho \, dy = q \int_0^\infty \! (N_d^+ N_a^- + p n) \, dy,$ is positive.
- * The electric field, $\mathcal{E}_y = \frac{1}{q} \frac{dE_c}{dy}$, is negative.



- * When $V_G < V_{FB}$ is applied, the valence band edge E_v gets closer to the Fermi level E_F (as compared to the equilibrium situation), and we have $p > p_0$ near the surface (y = 0).
- * The total charge in the semiconductor (per unit area in the x-z plane), $Q_s = \int_0^\infty \! \rho \, dy = q \int_0^\infty \! (N_d^+ N_a^- + p n) \, dy,$ is positive.
- * The electric field, $\mathcal{E}_y = \frac{1}{q} \frac{dE_c}{dy}$, is negative.
- * There is a discontinuity in ${\cal E}$ at the interface;


$$\epsilon_{\mathsf{S}\mathsf{i}}\mathcal{E}_{\mathsf{S}\mathsf{i}} = \epsilon_{\mathsf{ox}}\mathcal{E}_{\mathsf{ox}} \to \mathcal{E}_{\mathsf{ox}} = \frac{\epsilon_{\mathsf{S}\mathsf{i}}}{\epsilon_{\mathsf{ox}}}\,\mathcal{E}_{\mathsf{S}\mathsf{i}} = \frac{11.7\,\epsilon_0}{3.9\,\epsilon_0}\,\mathcal{E}_{\mathsf{S}\mathsf{i}} = 3\mathcal{E}_{\mathsf{S}\mathsf{i}}.$$




- * When $V_G < V_{FB}$ is applied, the valence band edge E_v gets closer to the Fermi level E_F (as compared to the equilibrium situation), and we have $p > p_0$ near the surface (y = 0).
- * The total charge in the semiconductor (per unit area in the x-z plane), $Q_s = \int_0^\infty \rho \, dy = q \int_0^\infty (N_d^+ N_a^- + p n) \, dy,$ is positive.
- * The electric field, $\mathcal{E}_y = \frac{1}{q} \frac{dE_c}{dy}$, is negative.
- * There is a discontinuity in \mathcal{E} at the interface;


$$\epsilon_{\mathsf{S}_{\mathsf{i}}}\mathcal{E}_{\mathsf{S}_{\mathsf{i}}} = \epsilon_{\mathsf{ox}}\mathcal{E}_{\mathsf{ox}} \to \mathcal{E}_{\mathsf{ox}} = \frac{\epsilon_{\mathsf{S}_{\mathsf{i}}}}{\epsilon_{\mathsf{ox}}} \mathcal{E}_{\mathsf{S}_{\mathsf{i}}} = \frac{11.7 \, \epsilon_{\mathsf{0}}}{3.9 \, \epsilon_{\mathsf{0}}} \, \mathcal{E}_{\mathsf{S}_{\mathsf{i}}} = 3\mathcal{E}_{\mathsf{S}_{\mathsf{i}}}.$$

* There is a negative charge Q_M at the metal surface which is equal to $-Q_s$. The total charge in the MOS capacitor is zero.






* When $V_G > V_{FB}$ is applied, E_c comes closer to E_F near the interface.



- * When $V_G > V_{FB}$ is applied, E_c comes closer to E_F near the interface.
- * $n = N_c \exp\left(-\frac{E_c E_F}{k_B T}\right) = n_i \exp\left(\frac{E_F E_i}{k_B T}\right)$

$$p = N_v \exp\left(-\frac{E_F - E_v}{k_B T}\right) = n_i \exp\left(\frac{E_i - E_F}{k_B T}\right).$$




* When $V_G > V_{FB}$ is applied, E_c comes closer to E_F near the interface.


*
$$n = N_c \exp\left(-\frac{E_c - E_F}{k_B T}\right) = n_i \exp\left(\frac{E_F - E_i}{k_B T}\right),$$

$$p = N_v \exp\left(-\frac{E_F - E_v}{k_B T}\right) = n_i \exp\left(\frac{E_i - E_F}{k_B T}\right).$$


* There is a range of V_G in which neither electrons nor holes are substantial in number (compared to N_a^-) near the interface, and we have a depletion region in the semiconductor. This range of V_G is called the "depletion" regime.




- * When $V_G > V_{FB}$ is applied, E_c comes closer to E_F near the interface.
- * $n = N_c \exp\left(-\frac{E_c E_F}{k_B T}\right) = n_i \exp\left(\frac{E_F E_i}{k_B T}\right),$ $p = N_v \exp\left(-\frac{E_F - E_v}{k_B T}\right) = n_i \exp\left(\frac{E_i - E_F}{k_B T}\right).$
- * There is a range of V_G in which neither electrons nor holes are substantial in number (compared to N_a^-) near the interface, and we have a depletion region in the semiconductor. This range of V_G is called the "depletion" regime.
- * The net charge in the semiconductor is due to N_a^- in the depletion region $\to Q_s = \int_0^\infty \rho \, dy$ is negative.




- * When $V_G > V_{FB}$ is applied, E_C comes closer to E_F near the interface.
- * $n = N_c \exp\left(-\frac{E_c E_F}{k_B T}\right) = n_i \exp\left(\frac{E_F E_i}{k_B T}\right),$ $p = N_v \exp\left(-\frac{E_F - E_v}{k_B T}\right) = n_i \exp\left(\frac{E_i - E_F}{k_B T}\right).$
- * There is a range of V_G in which neither electrons nor holes are substantial in number (compared to N_a^-) near the interface, and we have a depletion region in the semiconductor. This range of V_G is called the "depletion" regime.
- The net charge in the semiconductor is due to N_a^- in the depletion region $\to Q_s = \int_{-\infty}^{\infty} \rho \, dy$ is negative.
- * The electric field, $\mathcal{E}_y = \frac{1}{a} \frac{dE_c}{dy}$, is positive.




- * When $V_G > V_{FB}$ is applied, E_c comes closer to E_F near the interface.
- * $n = N_c \exp\left(-\frac{E_c E_F}{k_B T}\right) = n_i \exp\left(\frac{E_F E_i}{k_B T}\right),$ $p = N_v \exp\left(-\frac{E_F - E_v}{k_B T}\right) = n_i \exp\left(\frac{E_i - E_F}{k_B T}\right).$
- * There is a range of V_G in which neither electrons nor holes are substantial in number (compared to N_a^-) near the interface, and we have a depletion region in the semiconductor. This range of V_G is called the "depletion" regime.
- * The net charge in the semiconductor is due to N_a^- in the depletion region $\to Q_s = \int_{-\infty}^{\infty} \rho \, dy$ is negative.
- * The electric field, $\mathcal{E}_y = \frac{1}{a} \frac{dE_c}{dv}$, is positive.
- * There is a positive charge Q_M at the metal surface which is equal to $-Q_s$. The total charge in the MOS capacitor is zero.






* When $V_G > V_{FB}$ is applied, E_c comes closer to E_F near the interface.




- * When $V_G > V_{FB}$ is applied, E_c comes closer to E_F near the interface.
- * $n = n_i \exp\left(\frac{E_F E_i}{k_B T}\right), p = n_i \exp\left(\frac{E_i E_F}{k_B T}\right).$



* When $V_G > V_{FB}$ is applied, E_c comes closer to E_F near the interface.

*
$$n = n_i \exp\left(\frac{E_F - E_i}{k_B T}\right), p = n_i \exp\left(\frac{E_i - E_F}{k_B T}\right).$$

* As V_G is increased, n(0) (i.e., the minority carrier concentration near the interface) increases.




* When $V_G > V_{FB}$ is applied, E_C comes closer to E_F near the interface.

*
$$n = n_i \exp\left(\frac{E_F - E_i}{k_B T}\right), \ p = n_i \exp\left(\frac{E_i - E_F}{k_B T}\right).$$

* As V_G is increased, n(0) (i.e., the minority carrier concentration near the interface) increases.


*
$$\frac{n(0)}{p_0} = \exp\left(\frac{E_F - E_i(0)}{k_B T}\right) \times \exp\left(-\frac{E_i(\infty) - E_F}{k_B T}\right).$$



- * When $V_G > V_{FB}$ is applied, E_c comes closer to E_F near the interface.
- * $n = n_i \exp\left(\frac{E_F E_i}{k_B T}\right), \ p = n_i \exp\left(\frac{E_i E_F}{k_B T}\right).$
- * As V_G is increased, n(0) (i.e., the minority carrier concentration near the interface) increases.

$$* \ \frac{\textit{n}(0)}{\textit{p}_0} = \exp\bigg(\frac{\textit{E}_F - \textit{E}_i(0)}{\textit{k}_B \textit{T}}\bigg) \times \exp\bigg(-\frac{\textit{E}_i(\infty) - \textit{E}_F}{\textit{k}_B \textit{T}}\bigg).$$

When $E_F - E_i(0)$ becomes equal to $E_i(\infty) - E_F$ (= $q\phi_B$), n(0) and p_0 become equal.




- * When $V_G > V_{FB}$ is applied, E_C comes closer to E_F near the interface.
- * $n = n_i \exp\left(\frac{E_F E_i}{k_B T}\right), p = n_i \exp\left(\frac{E_i E_F}{k_B T}\right).$
- * As V_G is increased, n(0) (i.e., the minority carrier concentration near the interface) increases.

$$* \ \frac{n(0)}{p_0} = \exp\bigg(\frac{E_F - E_i(0)}{k_B T}\bigg) \times \exp\bigg(-\frac{E_i(\infty) - E_F}{k_B T}\bigg).$$

When $E_F - E_i(0)$ becomes equal to $E_i(\infty) - E_F$ (= $q\phi_B$), n(0) and p_0 become equal.

In other words, the minority carrier density at the interface becomes as large as the majority carrier density in the "bulk" (i.e., sufficiently far from the interface).




- * When $V_G > V_{FB}$ is applied, E_C comes closer to E_F near the interface.
- * $n = n_i \exp\left(\frac{E_F E_i}{k_B T}\right), p = n_i \exp\left(\frac{E_i E_F}{k_B T}\right).$
- * As V_G is increased, n(0) (i.e., the minority carrier concentration near the interface) increases.

$$* \ \frac{n(0)}{p_0} = \exp\bigg(\frac{E_F - E_i(0)}{k_B T}\bigg) \times \exp\bigg(-\frac{E_i(\infty) - E_F}{k_B T}\bigg).$$

When $E_F - E_i(0)$ becomes equal to $E_i(\infty) - E_F$ (= $q\phi_B$), n(0) and p_0 become equal.

In other words, the minority carrier density at the interface becomes as large as the majority carrier density in the "bulk" (i.e., sufficiently far from the interface).

 \rightarrow The semiconductor has got "inverted" from p-type to n-type near the interface.



- * When $V_G > V_{FB}$ is applied, E_C comes closer to E_F near the interface.
- * $n = n_i \exp\left(\frac{E_F E_i}{k_B T}\right)$, $p = n_i \exp\left(\frac{E_i E_F}{k_B T}\right)$.
- * As V_G is increased, n(0) (i.e., the minority carrier concentration near the interface) increases.

$$* \ \frac{n(0)}{p_0} = \exp\bigg(\frac{E_F - E_i(0)}{k_B T}\bigg) \times \exp\bigg(-\frac{E_i(\infty) - E_F}{k_B T}\bigg).$$

When $E_F - E_i(0)$ becomes equal to $E_i(\infty) - E_F$ (= $q\phi_B$), n(0) and p_0 become equal.

In other words, the minority carrier density at the interface becomes as large as the majority carrier density in the "bulk" (i.e., sufficiently far from the interface).

- \rightarrow The semiconductor has got "inverted" from p-type to n-type near the interface.
- * The condition $n(0) = p_0$ is considered to be the onset of the inversion regime.

