High Level Synthesis Binding

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in



EE-677: Foundations of VLSI CAD



CADSL

Resource Sharing

Resource sharing: Assignment of resource to more than one operation

Goal: Reduce area

Resource binding: explicit definition of mapping between resources and operation

Two or more operation may be bound to the same resource if they are not concurrent and they can be implemented by the resources of the same type






Register Binding



Registers hold values of variables




- Lifetime
- Lifetime can be data dependent branching
- Implementation that associates a register with each variable is suffice
 - Inefficient
- Variables that are alive in different interval can share the same register
 - Compatible





Graph problem'

Register Sharing






- Multi-port memory arrays to store the values of variable
- Assume memory with a ports (either read or write) GPRF
- Large memory to hold all data
 - Computing minimum number of memory ports a required to
 access as many variables as needed
 - ➤ If each variable access the memory through the same port
 - Functional resource binding
 - Ports can be seen as interface resources











- If variables can be accessed through different port
- Minimum port maximum number of concurrent access
- Max $\sum_{i=1}^{nvar} (x_{ii})$
- Dual Problem
 - Assume fix number of ports and maximize the number of variables to be stored, subject to port limitation

- Scheduled sequence of operations
- Step 1: $z_3 = z_1 + z_2$; $z_{12} = z_1$
- Step 2: $z_5 = z_3 + z_4$; $z_7 = z_3 * z_6$; $z_{13} = z_3$
- Step 3: $z_8 = z_3 + z_5$; $z_9 = z_{1+} z_{7}$; $z_{11} = z_{10}/z_5$
- Step 4: $z_4 = z_{11}^z_{15} = z_{12}^z_{15} = z_{12}^z_{15}$
- Step 5: $z_1 = z_{14}$; $z_2 = z_{15}$







•
$$b_1+b_2+b_3+b_{12} \le a$$

•
$$b_3 + b_4 + b_5 + b_6 + b_7 + b_{13} \le a$$

•
$$b_1 + b_3 + b_5 + b_7 + b_8 + b_9 + b_{10} + b_{11} \le a$$

•
$$b_8 + b_9 + b_{11} + b_{12} + b_{14} + b_{15} \le a$$

•
$$b_1 + b_2 + b_{14} + b_{15} \le a$$





- for a =1 $\{b_2, b_4, b_8\}$ are non-zero
 - For a = 2
 - \rightarrow {b₂, b₄, b₅, b₁₀, b₁₂, b₁₄} are non zero \nearrow
 - For a = 3
 - \rightarrow {b₁, b₂, b₄, b₆, b₈, b₁₀, b₁₀, b₁₂, b₁₃, b₁₄} are non zero





Bus Sharing



Act as transfer resources the t feed data to functional resources

- Operation of writing specific bus
 - Vertex in SG
- Conflict and compatibility graph can be generated
- Alternate
 - Bus may not be described in SG
 - Usage can be derived from exploiting timing of data transfer

How many buses are needed


Bus Sharing


- Problems
 - Minimum number of buses
 - Maximum number of data transfer that can done through given number of buses

L Kimal



Bus Sharing and Binding





$$\rightarrow$$
 b₁ + b₂ \leq a

$$\rightarrow$$
 $b_3 + b_4 \le a$

$$\triangleright$$
 b₅ + b₆ \leq a





Controller & Detailed.

Controller & cormectivity > Commectivity > Controller & Commectivity > Commectivity > Bind | Physical functional unit |

Register / memory post |

Bus est assignment

Concurrent Scheduling and Binding





Concurrent Scheduling and Binding

Concurrent Scheduling and Binding

> Define upper bound on resource usage and latency

Problems

Intractable problem





Concurrent Scheduling and Binding

ILP Formulation

1. Start time of each operation is unique

$$\Sigma_{l} x_{il} = 1$$

2. Sequencing relations represented by G_s(V,E) must be satisfied

$$\Sigma_{l} l. x_{il} \ge \Sigma_{l} l. xjl + d_{i}$$

3. Resource bound must be met at every schedule step

$$\sum_{k} \sum_{m} x_{im} \leq a_{k}$$





Concurrent Scheduling and Binding

4. Operation has to bound one and only one resource

$$\Sigma_r b_{ir} = 1$$

5. Operation bound to same resource must not be concurrent

$$\sum_{i} b_{ir} \sum_{m=l-d_{ih}}^{l} x_{im} \leq 1$$
. γ_{ii}

Latenc
$$\bar{\nabla}$$
! $\bar{\lambda}^1 = \sum_{l} l. x_{nl} - \sum_{l} l. x_{0l}$

Minimize area and latency simultaneously





ILP Formulation

All operation must
start only once

$$x_{0,1} = 1$$

$$x_{6.1} + x_{6.2} = 1$$

$$x_{1,1} = 1$$

$$x_{7,2} + x_{7,3} = 1$$

$$x_{2.1} = 1$$

$$x_{8,1} + x_{8,2} + x_{8,3} = 1$$

$$x_{3.2} = 1$$

$$x_{9,2} + x_{9,3} + x_{9,4} = 1$$


$$x_{4,3} = 1$$

$$x_{10,1} + x_{10,2} + x_{10,3} = 1$$

$$x_{5,4} = 1$$

$$x_{11,2} + x_{11,3} + x_{11,4} = 1$$

$$x_{n,5} = 1$$









ILP Formulation

Constraints – based on sequencing

(more than one starting time for at least one operation)

$$2 x_{7,2} + 3 x_{7,3} - x_{6,1} - 2 x_{6,2} - 1 \ge 0$$

$$2 x_{9,2} + 3 x_{9,3} + 4 x_{9,4} - x_{8,1} - 2 x_{8,2} - 3 x_{8,3} - 1 \ge 0$$

$$2 x_{11,2} + 3 x_{11,3} + 4 x_{11,4} - x_{10,1} - 2 x_{10,2} - 3 x_{10,3} - 1 \ge 0$$

$$4 x_{5,4} - 2 x_{7,2} - 3 x_{7,3} - 1 \ge 0$$

$$5 x_{0.5} - 2 x_{9.2} - 3 x_{9.3} - 4 x_{9.4} - 1 \ge 0$$

$$5 x_{n,5} - 2 x_{11,2} - 3 x_{11,3} - 4 x_{11,4} - 1 \ge 0$$





ILP Formulation

Resource Constraints

$$x_{1,1} + x_{2,2} + x_{6,1} + x_{8,1} \le a1$$

$$x_{3,2} + x_{6,2} + x_{7,2} + x_{8,2} \le a1$$


$$x_{7,3} + x_{8,3} \le a1$$

$$x_{10,1} \le a_2$$

$$x_{9,2} + x_{10,2} + x_{11,2} \le a2$$

$$x_{4,3} + x_{9,3} + x_{10,3} + x_{11,3} \le a2$$

$$x_{5,4} + x_{9,4} + x_{11,4} \le a2$$







LP Formulation mich se multiplier 1


potential which operations

Resource Bind


$$b_{1,1} + b_{2,1} + b_{3,1} + b_{6,1} + b_{7,1} + b_{8,1} = 1$$

$$b_{1,2} + b_{2,2} + b_{3,2} + b_{6,2} + b_{7,2} + b_{8,2} = 1$$

$$b_{1,a1} + b_{2,a1} + b_{3,a1} + b_{6,a1} + b_{7,a1} + b_{8,a1} = 1$$









$$a_1 \leqslant 2$$
 $a_2 \leqslant 4$
 $\lambda \leqslant 6$
 $A = 2$
 $A = 2$
 $A = 4$
 $A = 2$
 $A = 4$
 A

Minimization



Resource Binding for Unscheduled graph

- Resource dominated circuit
- Unbounded delay
 - Latency cannot be determined
- Minimum area
 - one resource per type
 - Weakely compatible graph
 - implemented by resources of same type
 - ➤ Serialization





Thank You



