

# High Level Synthesis

## Testability

---

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering  
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: [viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in)



*EE-677: Foundations of VLSI CAD*


---



Lecture 14 on 02 Sep 2021

**CADSL**

# Testability



PI  
✓ Controllability

Observability

REG  
↓  
PD

✓  
① Whenever possible allocate a register to  
— at least one PI or PO.

Resource Binding

Register allocation  
↓  
Graph :

{ Heuristics  
✓ { (Left Edge algorithm)

~~Exercise~~

{ Exercise } — Find a solution to allocate  
registers to variable to improve  
observability & controllability.



# Testability

---


## Objective

- To improve
  - Controllability ✓
  - Observability ✓
- Reduction in sequential depth




7.

$R_1, R_2, R_3, R_4$




a  
b




pa

✓ ✓



|       |       |       |       |
|-------|-------|-------|-------|
| $R_4$ | $R_3$ | $R_2$ | $R_1$ |
|-------|-------|-------|-------|



# ⇒ Sequential Depth



*flexibility*



*left edge*

*operation to module:  
var. to Reg.*



02 Sep 2021


CAD@IITB

**CADSL**

② { Reduce sequential depth from an input  
registers to an output register -




# Sequential Depth





# Sequential Depth *depth=2.*




↓  
SCHEDULING

# Controllability


Var → Registers  
Change the life time

$R$ .  $\{a, b\}$   
can not share a resource.

$a$  &  $b$   
non-overlapping  
liveness range.



Not directly controllable





Directly controllable



# Observability


*Scope*



Not directly observable




# Sequential Depth Reduction



# Mobility Path


$\lambda \geq 4$



LHBVJQ, ✓



# Mobility Path



# Mobility Path Scheduling

---

Mobility\_path\_scheduling(G){

1. ASAP\_scheduling(G);
2. ALAP\_scheduling(G);
3. Update\_op\_slack\_and\_mobility(G);
4. While (unscheduled\_op(G)  $\neq$  0){
5.      $P_k$  = next\_min\_mobility\_path(G);
6.     partial scheduling( $P_k$ , G);
7.     testMP( $P_k$ , G); /analyze testability on  $P_k$
8. }
9. }



# Mobility Path Scheduling

---

partial\_scheduling( $P_k, G$ ) {

1. For each (operation  $o$  on  $P_k$ )
2.     if ( $o.\text{earliest} = o.\text{latest}$ ) // mobility becomes 0
3.      $o.\text{active} = o.\text{earliest}$  // assign schedule
4.     Update\_op\_slack\_and)mobility( $G$ );
5.     While ( $\text{unscheduled\_op}(P_k) \neq 0$ ) {
6.         ( $o, o.\text{ll\_cycles}$ ) = next\_op\_with  
           \_least\_no\_light\_load\_cycles( $P_k, G$ );
7.          $o.\text{active} = \text{most\_preferred\_cycle}(o.\text{ll\_cycles}, G)$ ;





# Thank You



02 Sep 2021

CAD@IITB

**CADSL**