Computer Aided Design An Introduction

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in



EE-677: Foundations of VLSI CAD




CADSL

Coping with Complexity

- How to design System-on-Chip/ System-ofsystems?
 - Billions of transistors
 - Tens to hundreds of engineers
- Structured Design
- Design Partitioning













Design Domains (Y - Chart)





Architectural Level Abstraction




Architectural/High Level Synthesis


Constructing the macroscopic structure of a digital circuit starting from behavioural models that can be captured from Data flow or Sequencing Graph













Cost =
$$x + \delta$$

delay = 3τ
Power = $x + \delta$






Slep:
$$1$$
 mi m_2 our t_3 m_1 t_2 t_3 t_4 t_5 t_4 t_5 t_5 t_6 t_6 t_6 t_7 t_8 t_8



29 July 2021

EE-677@IITB

CADSL







Thank You



