

Computer Aided Design

An Introduction

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in



EE-677: Foundations of VLSI CAD



29 July 2021


CADSL

Coping with Complexity


- How to design System-on-Chip/ System-of-systems?
 - Billions of transistors
 - Tens to hundreds of engineers
- Structured Design
- Design Partitioning



Gajski Y-Chart





Design Domains (Y - Chart)



High Level Synthesis ✓



Architectural Level Abstraction



Architectural/High Level Synthesis


- Constructing the macroscopic structure of a digital circuit starting from behavioural models that can be captured from Data flow or Sequencing Graph

High Level Synthesis




High Level Synthesis

$a = b + c$
 $d = a + e$
 $p = \Sigma + r$




time = τ



time step 1

		ln1	ln2	Out.	temp. storage (Reg)
1	+1	b	c	<u>a</u>	}
2	+2	q	r	p	
3	+3	a	e	p d	




High Level Synthesis

$$\begin{aligned} \text{Cost} &= x + \delta \\ \text{delay} &= \cancel{3\tau} = 3\tau \\ \text{Power} &= x + \delta \end{aligned}$$

High Level Synthesis

$$\begin{aligned} a &= b + c \quad \checkmark \\ d &= a + e \\ p &= e + r \quad \checkmark \end{aligned}$$



Step	tl	m1	m2	our	tl	m1	m2	our
1		b	c	a		e		p
2					a	e		d

$$\underline{\text{Cost}} = 2x + 5$$

$$\text{delay} = \underline{2\tau}$$

$$\text{power} = 2n + 5$$



High Level Synthesis

$$\begin{array}{r} 2 \\ \text{---} \\ 2\alpha + \delta \checkmark \\ 3\tau \\ \text{---} \\ 2\alpha + \delta \end{array} \quad \begin{array}{r} n \\ 2\alpha + \delta \\ \underline{2\tau} \\ 2\alpha + \delta \end{array}$$

Thank You



29 July 2021

EE-677@IITB

CADSL