EE-677: Foundation of CAD for VLSI

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

Introduction






INDIAN INSTITU


History of Electronics


- Electronics is the most important invention in the 20th cent.
- Electronic Circuits in 100 years

Vacuum tube \rightarrow VLSI

15 yeas ago, it was the 100 year anniversary










Wanted: CUSTOMERS, who breathe, eat, and live in.....





CADSL


Motivation: Moore's Law Complexity Growth of VLSI circuits

Moore's Law (1959/1.5, Sources: Intel, IBM, TI, Polsson) 1e+14 X 1 MHz 10 MHz 100 MHz 1 GHz P-III 0.18 um AMD Athlon 1e+12 P-Pro Fransistor Count per Die [-] 1e+10 i386 Copper 1e+08 O Aluminium VLIW 4004 Moore's Law (1.5) 1e+06 RISC Superscalar 10000 BJT **CMOS BiCMOS** 100 1970 1980 1990 2000 2010 2020 Source (Copp, Int. AOC EW Conf., 2002)






Design Complexity







Design Validation Complexity





CADSL

VLSI Realization Process

Customer's need

Determine requirements

Write specifications

Design synthesis and Verification

Test development

Fabrication

Manufacturing test

Chips to customer





Conventional SoC Design Flow

Bug Fix

Bug Localization

Verification/Sim ulation

Pre-Silicon RTL Verification

High-Level Description

High-Level Synthesis

Machine-Generated RTL

Logic Synthesis Place & Route



Design

75% of the whole development time [Source: Intel 2007]

Respin



Need to Understand RTL **Bug Fix**


Bug Localization

Error Detection

Post-Silicon RTL Validation



Verification challenge




Bottlenecks in Design Cycles: Survey of 545 engineers by EETIMES 2000







Challenges under Deep Submicron Technologies




Chip size decreases



Source: Wang et al. ISPD2003
Chip becomes hotter



Power density increases



Leakage power make it worse



Design Optimization Parameters

- Area
- Performance
- Testability
- Power
- Security
- Intelligence





Course Outline

- VLSI Design Flow
- High Level Synthesis
- Logic Synthesis
- Physical Design
- Hardware Software Co-design [if time permits]
- Reversible Circuit Design [if time permits]





Course Schedule

Class Hours: Slot 2

Monday (9:30 am to 10:25 am)

Tuesday (10:35 am to 11:30 am)

Tuesday (11:35 am to 12:30 pm)

Office Hours

TBD



Course Evaluation

- Mid Term Exam (15%)
- Final Exam (30%)
- Assignments (20%)
 - Set of assignments (mostly programming bases)
- Course Projects (15%)
 - Projects to implement CAD algorithm
- Continuous Evaluations (20%)
 - Weekly (Thursday) tests (90% best will be counted)
- > [Bonus] Presentation/Viva (5%) In cases needed
- [Bonus] Research Project (15%)





Grades

Absolute Grade

- > 90: AA
- 81 90: AB
- 71 80: BB
- 61 70: BC
- 51 60: CC
- 45 50: CD
- 40 44: DD
- < 40 : FR



Books (Design Verification)

- Synthesis and Optimization of Digital Circuits
 - Giovanni De Micheli
- Logic Synthesis and Verification
 - Hatchel & Somanzi
- Algorithm for Physical Design Automation
 - Naveed Shervani
- Current Literature (IEEE TC/TCAD/TVLSI)





Thank You





17