High Level Synthesis Testability

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in



EE-677: Foundations of VLSI CAD



CADSL

High Level Synthesis

Objective

- ➤ Area ✓
- Performance

Reliability

Improve) the reliability


Test of circult




input Circuit roo input 2. inpw- - 4 @ 10 GHz. 60 x 60 x 24 x 365 x 100° 6×60 = +360 26-7 test within seconds? to find input stimuli which can be applied with Les seconds.





26 Aug 2021



faults: = 2x #nets & # gates # faults & # gates Combinational logic. SEQUENTIAL CIRCUITS









How HLS can help in reducing the sequential depth of the circuit.

So that it can become better testable



26 Aug 2021



Thank You



