
Logic Synthesis 2 Level Exact Synthesis

Virendra Singh







EE-677: Foundations of VLSI CAD




Lecture 21 on 28 Sep 2021

CADSL

-> Synthesis, 2 level vonsforma hone


CADSL

(Under what assignments to variables (literals) 4,5,C,d. the expression evaluates to true 5=/ c=/ d=13 C)=D, (?=/ CADSL CAD@IITB



ean Combaint Consensus theorem Millions - clauses





expack(100): (dtē)(ctē) neflist (atite)) (a+ā) (b+ā) (ā+6+d) 可可) (高+可) 空(a+可) 5つるう (b+d) (a.b-)) (a.b+d)) (a+5+d)



Equivalence Checking.

SAT.





Thank You



