

# High Level Synthesis

## Binding

---

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering  
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: [viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in)



*EE-677: Foundations of VLSI CAD*

---



Lecture 9 on 16 August 2021

**CADSL**

# Resource Sharing ✓

Resource sharing: Assignment of resource to more than one operation

Goal: Reduce area

Resource binding: explicit definition of mapping between resources and operation

Two or more operation may be bound to the same resource if they are not concurrent and they can be implemented by the resources of the same type ✓

- **Compatible** operations } ✓ → *conflicting operation,*



# Register Binding ✓

- Registers hold values of variables

❖ Lifetime ]

➤ Lifetime can be data dependent – branching

➤ Implementation that associates a register with each variable is suffice

❖ Inefficient

➤ Variables that are alive in different interval can share the same register ✓

➤ Compatible ✓

def  $\rightarrow \checkmark a = b + c$   
life time }  
liveness }  
range }  
use  
 $= a + c$





Graph clique problem


# Register Sharing

Construct compatibility or conflict graph

Graph colouring problem



Variable interval



Conflict Graph

Scheduling



16 Aug 2021

CAD@IITB


CADSL

# Multi-port Memory Binding

- Multi-port memory arrays to store the values of variable
- Assume memory with a ports (either read or write) - GPRF
- Large memory - to hold all data
  - Computing minimum number of memory ports a required to access as many variables as needed
  - ✓
  - If each variable access the memory through the same port
  - Functional resource binding ✓
  - Ports can be seen as interface resources ,



# Multi-port Memory Binding



- 1. Compatibility graph
  - 2. Conflict graph.
- Graph clique
- Graph colouring

# Multi-port Memory Binding

- If variables can be accessed through different port
  - Minimum port – maximum number of concurrent access
  - $\text{Max } \sum_{i=1}^{nvar} x_{il}$  ✓
  - Dual Problem
- Assume fix number of ports and maximize the number of variables to be stored, subject to port limitation

❖  $\text{Max } \underline{1^T b}$  s.t. }



❖  $\sum_i b_i x_{il} \leq a$  }

$\underline{b_i = 1}$



# Multi-port Memory Binding

- Scheduled sequence of operations
- Step 1:  $z_3 = z_1 + z_2$ ;  $z_{12} = z_1$
- Step 2:  $z_5 = z_3 + z_4$ ;  $z_7 = z_3 * z_6$ ;  $z_{13} = z_3$
- Step 3:  $z_8 = z_3 + z_5$ ;  $z_9 = z_1 + z_7$ ;  $z_{11} = z_{10} / z_5$
- Step 4:  $z_4 = z_{11} \wedge z_8$ ;  $z_{15} = z_{12} \wedge z_9$ ;  $z_{11}$
- Step 5:  $z_1 = z_{14}$ ;  $z_2 = z_{15}$



$$b_1 = 1$$

$z_1$  is active in time step.

Step 1:

$$b_1 + b_2 + b_3 + b_{12} \leq a$$

$$\sum b_i \cdot x_i \leq a.$$

time

Step 2:  $b_3 + b_4 + b_5 + b_6 + b_7 + b_{13} \leq a.$





# Multi-port Memory Binding

---

- $b_1 + b_2 + b_3 + b_{12} \leq a$
- $b_3 + b_4 + b_5 + b_6 + b_7 + b_{13} \leq a$
- $b_1 + b_3 + b_5 + b_7 + b_8 + b_9 + b_{10} + b_{11} \leq a$
- $b_8 + b_9 + b_{11} + b_{12} + b_{14} + b_{15} \leq a$
- $b_1 + b_2 + b_{14} + b_{15} \leq a$



# Multi-port Memory Binding

- for  $a = 1$  ✓

➤  $\{b_2, b_4, b_8\}$  are non-zero ✓

- For  $a = 2$  ✓

➤  $\{b_2, b_4, b_5, b_{10}, b_{12}, b_{14}\}$  are non zero ✓

- For  $a = 3$  ✓

➤  $\{b_1, b_2, b_4, b_6, b_8, b_{10}, b_{12}, b_{13}, b_{14}\}$  are non zero ✓

$a = 4$  ✓



1. Point to point
2. Broadcast - Bus

# ✓ Bus Sharing

Broadcast

- Act as transfer resources the t feed data to functional resources

$$z_3 = z_1 + z_2$$

- Operation of writing specific bus

❖ Vertex in SG

- Conflict and compatibility graph can be generated

How many  
buses  
are  
needed?

- Alternate

- Bus may not be described in SG
- Usage can be derived from exploiting timing of data transfer



# Bus Sharing

---


- Problems

- Minimum number of buses ~ *Primal*
- Maximum number of data transfer that can be done through given number of buses — *Dual.*



# Bus Sharing and Binding

$a=1 \quad \{b, b, b\}$   
 $a=2 \quad \{ \cdot \cdot \cdot \}$



$$\triangleright b_1 + b_2 \leq a$$

$$\triangleright b_3 + b_4 \leq a$$

$$\triangleright b_5 + b_6 \leq a$$

$b_i$

✓  
controller { Detailed connectivity ⇒ } { Schedule ✓ - operation ✓  
Bind ✓ Physical functional unit  
Register / memory port  
Bus assignment ✓ }

# Concurrent Scheduling and Binding

ICP



# Concurrent Scheduling and Binding

---

## Concurrent Scheduling and Binding

- Define upper bound on resource usage and latency

### Problems

- ❖ Intractable problem



# Concurrent Scheduling and Binding

---

## ILP Formulation

1. Start time of each operation is unique

$$\sum_i x_{ij} = 1$$

2. Sequencing relations represented by  $G_s(V,E)$  must be satisfied

$$\sum_i l_i \cdot x_{ij} \geq \sum_i l_i \cdot x_{ji} + d_j$$

3. Resource bound must be met at every schedule step

$$\sum_k \sum_m x_{im} \leq a_k$$





# Concurrent Scheduling and Binding

*bir*

$$\underline{b_{i1} + b_{i2} + \dots + b_{in} = 1}$$

4. Operation has to bound one and only one resource

$$\sum_r b_{ir} = 1 \quad \checkmark$$

5. Operation bound to same resource must not be concurrent

$$\sum_i b_{ir} \sum_{m=l-d_i+1}^l x_{im} \leq 1.$$

*x<sub>il</sub>*

*✓*

$$\text{Latency: } \lambda = \sum_i l_i \cdot x_{ni} - \sum_i l_i \cdot x_{oi}$$

*✓*

*∝ Area + (t-d)  
Latency*

Minimize area and latency simultaneously



# ILP Formulation

All operation must start only once ✓

$$x_{0,1} = 1$$

$$x_{6,1} + x_{6,2} = 1$$

$$x_{1,1} = 1$$

$$x_{7,2} + x_{7,3} = 1$$

$$x_{2,1} = 1$$

$$x_{8,1} + x_{8,2} + x_{8,3} = 1$$

$$x_{3,2} = 1$$

$$x_{9,2} + x_{9,3} + x_{9,4} = 1$$


$$x_{4,3} = 1$$

$$x_{10,1} + x_{10,2} + x_{10,3} = 1$$

$$x_{5,4} = 1$$

$$x_{11,2} + x_{11,3} + x_{11,4} = 1$$

$$x_{n,5} = 1$$



14



# ILP Formulation

Constraints – based on sequencing

(more than one starting time for at least one operation)

$$2 \underline{x_{7,2}} + 3 \underline{x_{7,3}} - \underline{x_{6,1}} - 2 \underline{x_{6,2}} - 1 \geq 0 \quad \checkmark$$

$$2 x_{9,2} + 3 x_{9,3} + 4 x_{9,4} - x_{8,1} - 2 x_{8,2} - 3 x_{8,3} - 1 \geq 0$$

$$2 x_{11,2} + 3 x_{11,3} + 4 x_{11,4} - x_{10,1} - 2 x_{10,2} - 3 x_{10,3} - 1 \geq 0$$

$$4 x_{5,4} - 2 x_{7,2} - 3 x_{7,3} - 1 \geq 0$$

$$5 x_{n,5} - 2 x_{9,2} - 3 x_{9,3} - 4 x_{9,4} - 1 \geq 0$$

$$5 x_{n,5} - 2 x_{11,2} - 3 x_{11,3} - 4 x_{11,4} - 1 \geq 0$$



# ILP Formulation

## Resource Constraints

$$x_{1,1} + x_{2,2} + x_{6,1} + x_{8,1} \leq a1$$

$$x_{3,2} + x_{6,2} + x_{7,2} + x_{8,2} \leq a1$$


$$x_{7,3} + x_{8,3} \leq a1$$

$$x_{10,1} \leq a2$$

$$x_{9,2} + x_{10,2} + x_{11,2} \leq a2$$

$$x_{4,3} + x_{9,3} + x_{10,3} + x_{11,3} \leq a2$$

$$x_{5,4} + x_{9,4} + x_{11,4} \leq a2$$



# ILP Formulation

$b_{i,r}$   
↑  
i<sup>th</sup> operation  
assigned to r<sup>th</sup>  
resource

potential  
operations which  
can be assigned to multiplier 1  
in time t


## Resource Bind

$$b_{1,1} + b_{2,1} + b_{3,1} + b_{6,1} + b_{7,1} + b_{8,1} = 1$$

$$b_{1,2} + b_{2,2} + b_{3,2} + b_{6,2} + b_{7,2} + b_{8,2} = 1$$

$$b_{1,a1} + b_{2,a1} + b_{3,a1} + b_{6,a1} + b_{7,a1} + b_{8,a1} = 1$$

potential operations which  
can be assigned to multiplier  $a_1$ .



Multipliers =  $a_1$ .

(1), 2, ..., a\_1

$$b_{i,r} \cdot x_{i,r} \quad b_{1,1} \cdot x_{1,1} + b_{2,1} \cdot x_{2,1} + \dots + b_{a_1,1} \cdot x_{a_1,1}$$



Solution

$\{\underline{x}_{il}\}$

Schedule

$\{\underline{b}_i\}$

Binding

$$a_1 \leq 2$$

$$a_2 \leq 4$$

$$\lambda \leq 6$$

$\Downarrow$

$$a_1 = 2$$

$$a_2 = 2$$

$$\lambda = 4$$

Sol.

$\Leftarrow$

$\Uparrow$

Minimization



# Resource Binding for Unscheduled graph

---

- ❖ Resource dominated circuit
- ❖ Unbounded delay
  - Latency cannot be determined
- ❖ Minimum area
  - one resource per type
  - Weakly compatible graph
    - implemented by resources of same type
  - Serialization



# Thank You



16 Aug 2021

CAD@IITB

**CADSL**