## Logic Testing ATPG

#### Virendra Singh

**Professor** 



Department of Electrical Engineering & Dept. of Computer Science & Engineering Indian Institute of Technology Bombay http://www.ee.iitb.ac.in/~viren/

E-mail: viren@{ee, cse}.iitb.ac.in



EE-677: Foundations of VLSI CAD




Lecture 23 on 04 Oct 2021

**CADSL** 


Booleon Algebra ( Boolean Difference Method)  $f(v) \oplus f(v) = 1$ 2i · (fn. 0 fn) =1 Of = fu Ofi faut excitation

2

f(v) & f(v)=1



3




#### **ATPG - Algorithmic**

#### Path Sensitization Method

- > Fault Sensitization
- > Fault Propagation
- Line Justification

#### Path Sensitization Algorithms

- ➤ D- Algorithm (Roth)
- ➤ PODEM (P. Goel)
- > FAN (Fujiwara)
- ➤ SOCRATES (Schultz)
- > SPIRIT (Emil & Fujiwara)



#### Common Concept

- ❖ Fault Activation problem → a LJ Problem
- ❖ The Fault Propagation problem →
  - Select a FP path to PO → Decision
  - 2. Once the path is selected  $\rightarrow$  a set of LJ problems
- ❖ The LJ Problems → Decisions or Implications

To justify  $c = 1 \rightarrow a = 1$ , b = 1 (Implication)

To justify  $c = 0 \rightarrow a = 0$  or b = 0 (Decision)







# Automatic Test Pattern Generation: Algorithmic

PODEM





Oriented Decision Making. Objective [1, 1 Trace a path to Assign the volue objective (D, K) lesform. Implication = logie simulets. **CADSL** CAD@IITB

fault fault a valued) 0/0,0/4,0/x,1/0,1/1,1/x x/0, x11, x/x Seguential circuit 5 valued logic. ( 0, D, D, 1, x) X



### Thank You



