

High Level Synthesis

⇒ Testability]

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in




EE-677: Foundations of VLSI CAD



Lecture 13 on 31 August 2021

CADSL

TESTABILITY



{ Controllability
Observability }

[TESTING → ensures quality of hardware.]

↓
{ Test each & every
circuit }

DEFECT.

↓
[FAULT] ← SSA.F

s-a-0
s-a-1

{ #test ∝ #nets
∝ #gates }





High Level Synthesis

Objective

- Area
- Performance
- Power
- Reliability







gates x 2
 # PI x 2
 # PO x 2

Time frame expansion

Example: A Serial Adder




Time-Frame Expansion




Concept of Time-Frames


- ❖ If the test sequence for a single stuck-at fault contains n vectors,
 - Replicate combinational logic block n times
 - Place fault in each block
 - Generate a test for the multiple stuck-at fault using combinational ATPG with 9-valued logic



Example for Logic Systems



Time Frame Expansion



Testability


Objective ✓

- To improve

- Controllability
- Observability

- Reduction in sequential depth

→ Reduces complexity of test generation.



OPERATIONS / VARIABLES.



Controllability and Observability

$$PI = a, b$$


$$PO = g, h$$

$$\underline{IDFG}$$


Controllable



1 2 3



left edge also



Binding of variables with registers changes the observability & controllability of the circuit.

CADSL





31 Aug 2021

CAD@IITB



PI
We can load
any arbitrary
value to R1

(g) observable.



R1 & R2
controllable

R3 & R4
not







→ R1 & R2
observable.

R3 & R4
not observable.





better
controllable:



⇒ Sequential Depth

DFG


$c = a + b$
 $f = d + e$
 $g = c + f$



Sequential Depth

$deg = 3$
CIRCUIT


$(a, g) = 1$
 $(b, f) = 2$
 $(d, g) = 3$
 $(e, f) = 3$



$(a, b) = 1$
 $(b, c) = 2$
 $(a, c) = 2$
 $(d, e) = 2$

Sequential Depth

$d_{seq} = 2$



Thank You



31 Aug 2021

CAD@IITB

CADSL