

# High Level Synthesis

## Testability

Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering  
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: [viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in)



*EE-677: Foundations of VLSI CAD*



Lecture 12 on 30 August 2021

**CADSL**

# High Level Synthesis

---

## Objective

- Area ✓
- Performance ✓
- **Power** ✓ Register binding,
- Reliability Improve] the reliability  
Test of circuit



Circuit.

100 input

$2^{100}$  @ 10 GHz.

$$\frac{2^{100}}{2^{10^{10}}} \text{ Sec} = \frac{(2^{10})^{10}}{10^{10}} = \frac{10^{30}}{10^{10}} = 10^{20} \text{ Sec}$$

$$\frac{10^{20}}{60 \times 60 \times 24 \times 365 \times 100}$$

₹ 6-7

$$6 \times 60 = 360.$$

test within seconds] to find input stimuli  
which can be applied within  
few seconds.

n input

$(2^n)$  ✓ ✓

2. input - 4

10 - 1024 ✓

20 - 1M

✓ B. Cent ✓




Fault.  
↓

SSAFM


Single Stuck-at Fault Model.

Defect →

Want to check whether this net is stuck to logic 0 or not.




fault excitation  
fault propagation  
Line justification




$$\# \text{ faults} = 2 \times \underbrace{\# \text{ nets}}_{\propto \# \text{ gates}}$$

$$\underbrace{\# \text{ faults} \propto \# \text{ gates}}_{\text{Combinational logic.}}$$


SEQUENTIAL CIRCUITS.





aim - to propagate fault effect to primary output

# TIME FRAME EXPANSION.



IB

How many time frame you need to expand?

Sequential depth  $\rightarrow$   $\left\{ \begin{array}{l} \text{Cyclic} \\ \text{Acylic} \end{array} \right\}$   $q^{FF}$



How HLS can help in reducing the  
sequential depth of the circuit.



So that it can become better  
testable



# Thank You



26 Aug 2021

CAD@IITB

**CADSL**