# High Level Synthesis ⇒ Testability

#### Virendra Singh

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in




### EE-677: Foundations of VLSI CAD



**CADSL** 



TESTING -> ensures quality of hardware.



DEFET #test & # nets

Controllabelity
Observability

& # gates)


#### High Level Synthesis


#### Objective

- > Area
- > Performance
- > Power
- > Reliability













#### Example: A Serial Adder



#### Time-Frame Expansion









#### Concept of Time-Frames

- If the test sequence for a single stuck-at fault contains n vectors,
  - > Replicate combinational logic block *n* times
  - > Place fault in each block
  - ➤ Generate a test for the multiple stuck-at fault using combinational ATPG with 9-valued logic






#### **Example for Logic Systems**




#### Time Frame Expansion



#### **Testability**

Objective

- To improve
  - Controllability
  - Observability




• Reduction in sequential depth — Reduces complexity of test generation

ERATIONS


VARIABLES.



#### Controllability and Observability











31 Aug 2021






### Sequential Depth






a 
$$\frac{21}{e^2}$$
b  $\frac{c}{e^3}$ 
c  $\frac{k_1}{e}$ 
d  $\frac{k_3}{e}$ 
e  $\frac{f}{g}$ 
1 2 3










#### Sequential Depth

dsep=2.







## Thank You



