

Logic Testing

ATPG

Virendra Singh

Professor

Department of Electrical Engineering &
Dept. of Computer Science & Engineering
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@{ee, cse}.iitb.ac.in



EE-677: Foundations of VLSI CAD



Lecture 23 on 04 Oct 2021

CADSL

Boolean Algebra

(Boolean Difference Method)

x_i

$$\underline{f(v)} \oplus \underline{f_a(v)} = 1$$

SA0

$$x_i \cdot (f_{n_i} \oplus f_{\bar{n}_i}) = 1$$

SA1

$$\bar{x}_i \cdot (f_{n_i} \oplus f_{\bar{n}_i}) = 1$$


fault
excitation

fault
propagation

$$\frac{\partial f}{\partial x_i} = f_{n_i} \oplus f_{\bar{n}_i}$$

SAT based method


$$\underline{f(V)} \oplus f_k(V) = 1$$



SAT clause & solve.

Equivalence checker:

$$f_1 \equiv f_2$$



ATPG:

\Rightarrow Algebraic Method

7 Boolean Difference ✓

- SAT based

BDD based

~~Algebra~~ Algorithmic Method.


- D-Algorithm
- PODEM ✓
- FAN.

→ SPIRIT.

ATPG - Algorithmic


❖ Path Sensitization Method

- Fault Sensitization
- Fault Propagation
- Line Justification




❖ Path Sensitization Algorithms

- **D-Algorithm** (Roth)
- **PODEM** (P. Goel)
- **FAN** (Fujiwara)
- SOCRATES (Schultz)
- SPIRIT (Emil & Fujiwara)



Common Concept

- ❖ Fault Activation problem \rightarrow a LJ Problem
- ❖ The Fault Propagation problem \rightarrow
 1. Select a FP path to PO \rightarrow Decision
 2. Once the path is selected \rightarrow a set of LJ problems
- ❖ The LJ Problems \rightarrow Decisions or Implications



To justify $c = 1 \rightarrow a = 1, b = 1$ (**Implication**)

To justify $c = 0 \rightarrow a = 0$ or $b = 0$ (**Decision**)

- ❖ Incorrect decision \rightarrow **Backtrack** \rightarrow **Another decision**

$a=0$
 $b=0$
 \Downarrow fail
 $a=0$
 $b=1$
 \Downarrow A
 $a=1$
 $b=0$

Automatic Test Pattern Generation: Algorithmic


PODEM



a b c d e f
1 1 x 1 x 1

Path Oriented Decision Making. (PODEM)

Prabhu. Gocl. (IBM) ← Verilog



objective(1, i)

Trace a path to PI

Assign the value to PI

Perform:
 Implication =
 logic simulation.



faults/faulty

0	0	0
0	1	$\Rightarrow \bar{D}$
0	x	x
1	0	$\rightarrow D$
1	1	$\rightarrow 1$
1	x	x
x	0	x
x	1	x
x	x	x

9 valued

(0, 1, x) ✓
 \rightarrow 0/0, 0/1, 0/x, 1/0, 1/1, 1/x
 x/0, x/1, x/x
 0/1
 0/0

Sequential circuit
5 valued logic.

(0, D, \bar{D} , 1, x)

Thank You

