

High Level Synthesis

⇒ Power Issues

Virendra Singh

Professor

Department of Electrical Engineering &
Dept. of Computer Science & Engineering
Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in

viren@cse.iitb.ac.in

EE-677: Foundations of VLSI CAD




Lecture 15 on 06 Sep 2021

CADSL

HLS \Rightarrow Power Management]
{ Logic]

Scheduled DFG



Variable Assignments

left edge algorithm


Register	Assignment1	Assignment
R1	V1, V5, V7, V9	V1, V9
R2	V2, V6, V8, V10	V2, V10
R3	V3	V3, V5, V7
R4	V4	V4, V6, V8

Spurious switching

*↑↑
minimize spurious switching*




t



every
FU
every operation

Both inputs should
change at the same
time.



Power Management Technique

Perfect Power Management{

DFG.

- For each functional unit fu{
 - for each operation mapped to fu (op){
 - if op is the last operation born in fu return TRUE;
 - for each input variable v_{ini} of operation op{
 - tbirthLnext <- birth time of left input of the operation succeeding op on fu
 - tbirthRnext <- birth time of right input of the operation succeeding op on fu
 - SET_DEATH_TIME (v_{ini}, max (tbirthLnext, tbirthRnext);





Power Reduction Techniques

- if (LIFETIME (vin_i) conflicts with lifetime of other variable mapped to the same register) return FALSE;
- Set multiplexers at fu 's input to select vin_i
until $\max (tbirthL_{next}, tbirthR_{next})$;
}
}}



Power Management using Latches



Yang et al



Latch

DFF

✓


Master Slave

✓

D Latches



Reduce power if we can use only latch

30% reduction





FF?
=.


Synchronous behaviour.





Control input transitions





Power Management using Latches



Power Management using Latches



extend the liveness range of variables to 2 cycles.



S1 S2 S3 S4
↑
storage element

j, k will produce spurious transitions

~~FF~~ Latch.


CADSL



26 Aug 2021

CAD@IITB

Power Management using Latches



HLS

Control heavy circuits

Golden Reference.
functional behaviour.

{ — Scheduling
— Binding }

Area
Performance
Power

Testability

↑↓

4 parameters

✓ ALGORITHM (HLL)

automatically

↑
no notion of timing

↓ { timing ✓
Concurrence & Binding
Scheduling

RTL

6
=

PPTAS2

Macro

Register Transfer Level Design.

HDL


FU



06 Sep 2021

CAD@IITB

CADSL



Representation of logical function

Optimizing optimization - [KMap]

Boolean Algebra

→ SOP / POS / AIG ← non-canonical representation
→ Truth Table / SOM / POM / ROBDD / Reed Muller
Canonical

Thank You



06 Sep 2021

CAD@IITB

CADSL