High Level Synthesis ⇒ Power Issues

Virendra Singh

Professor



Department of Electrical Engineering & Dept. of Computer Science & Engineering Indian Institute of Technology Bombay http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in viren@cse.iitb.ac.in



EE-677: Foundations of VLSI CAD




Lecture 15 on 06 Sep 2021

CADSL

His V Llogic]



Scheduled DFG





Variable Assignments

left edge than


Register	Assignment1	Assignment
R1	V1, V5, V7, V9	V1, V9
R2	V2, V6, V8, V10	V2, V10
R3	V3	V3, V5, V7
R4	V4	V4, V6, V8




















Power Management Technique

Perfect Power Management{

DFG

- For each functional unit fu{
 - for each operation mapped to fu (op){
 - if op is the last operation born in furreturn TRUE;
 - for each input variable v_{ini} of operation op{
 - tbirthLnext <- birth time of left input of the operation succeeding op on fu
 - tbirthRnext <- birth time of right input of the operation succeeding op on fu
 - SET_DEATH_TIME (vin;, max (tbirthLnext, tbirthRnext);





Power Reduction Techniques


```
• if (LIFETIME (vin<sub>i</sub>) conflicts with lifetime of other variable mapped to the same register) return FALSE;
```

```
    Set multiplexers at fu's input to select viniuntil max (tbirthL<sub>next</sub>, tbirthR<sub>next</sub>);
    }
```






Power Management using Latches


















Power Management using Latches












Power Management using Latches







Binding ALGORITHM Testability automatically oncurrency 4.
Binding Register Frankfer Cevel. CADSL 06 Sep 2021 CAD@IITB

Logic, Synthesis





Representation of logical function Optimization - KMap) Boolean Algebra) J SOP 1905 / A19 = non-commical representation.

Truth TaSle/SOM/POM/ROBDD/Read Muller. Cononical



Thank You



