
# **Computer Organization Lab2**

Name: 梁詠晴

ID:109550134

# **Architecture diagrams:**



Top module: Simple\_Single\_CPU

### 結構連線:

**Program Counter PC:** 

Input : clk\_i, rst\_i, mux\_pc\_o

Output: pc\_out\_o

Adder Adder1:

Input: 32'd4, pc\_out\_o

Ouput:adder1 o

Instr Memory IM:

Input : pc\_out\_o
Ouput : instr o

MUX\_2to1 Mux\_Write\_Reg

Input: instr\_o[20:16], instr\_o[15:11, RegDst\_o

Ouput: mux\_write\_o

```
Reg_File RF:
```

Input: clk\_i, rst\_i, instr\_o[25:21], instr\_o[20:16], mux\_write\_o, alu\_result,

RegWrite\_o

Ouput: rs\_data, rd\_data

Decoder Decoder:

Input: instr\_o[31:26]

Ouput: RegWrite\_o, ALU\_op\_o, ALUSrc\_o, RegDst\_o, Branch\_o

ALU Ctrl AC:

Input: instr\_o[5:0], ALU\_op\_o

Ouput: ALUCtrl\_o

Sign\_Extend SE:

Input: instr o[15:0]

Ouput: se\_o

MUX\_2to1 Mux\_ALUSrc:

Input: rd\_data, se\_o, ALUSrc\_o

Ouput: mux\_alu\_o

ALU ALU:

Input: rs\_data, mux\_alu\_o, ALUCtrl\_o

Ouput: alu\_result, zero

Adder Adder2:

Input: adder1\_o, sl2
Ouput: adder2 o

Shift Left Two 32 Shifter:

Input : se\_o
Ouput : sl2

MUX 2to1 Mux PC Source:

Input : adder1\_o, adder2\_o, (zero & Branch\_o)

Ouput: mux\_pc\_o

### Hardware module analysis:

PC: 表示程式執行的位置,每回合加 4

Adder: 將 2 個 32bit 的 source 相加

IM:讀 pc的位置,並依照 I-format、R-rormat 不同輸出相對應 address 的指令

MUX 2to1:根據輸入條件決定要輸出哪一個 input

Decoder: 根據 opcode 決定指令需不需要 RegWrite\_o, ALU\_op\_o, ALUSrc\_o,


RegDst o, Branch o

ALU Ctrl: 根據 decoder 輸出決定 ALU 要做甚麼運算

ALU:根據 ALU ctrl 對兩個輸入運算


# Finished part:

### Test data 1:



```
# run 1000ns
                                                                    2
               r0=
               r1=
               r2=
               r4=
               r5=
                 гб=
               r7=
                 r8=
                 r9=
               r10=
               r11=
                                                                                       0
               r12=
               \$stop\ called\ at\ time: 260\ ns: File\ "D:/colab_2022/CO\_LAB2/Lab_2/Lab_2.srcs/sim_1/imports/CO\_LAB2/testbench.v"\ Line\ 400. The property of the property 
               INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
               INFO: [USF-KSim-97] KSim simulation ran for 1000ns
| launch simulation: Time (s): com = 00:00:04 : elansed = 00:00:20 . Memorv (MR): neak = 1427.035 : gain = 0.000
```

#### Test data 2:



# Problems you met and solutions:

在運算時答案數值錯誤,發現是因為 shift left 2 bit 在進行切割的時候寫錯,變成保留左 30bit+00 而非 右 30bit+00。更正為正確答案後就得到正確結果了: assign data\_o =  $\{data_i[29:0], 2'b00\};$ 

### **Summary:**

這次的 lab 中大量使用到了 module 之間的連接,透過這樣的做法可以更明確的 觀察各個部分之間訊息傳遞的關係,清楚的分層也可以讓程式更好閱讀。