


# Computer Organization Lab2

Name: 梁詠晴

ID:109550134

Architecture diagrams:



Top module: Simple\_Single\_CPU

結構連線:

Program Counter PC:

Input : `clk_i`, `rst_i`, `mux_pc_o`

Output : `pc_out_o`

Adder Adder1:

Input : `32'd4`, `pc_out_o`

Output : `adder1_o`

Instr\_Memory IM :

Input : `pc_out_o`

Output : `instr_o`

MUX\_2to1 Mux\_Write\_Reg

Input : `instr_o[20:16]`, `instr_o[15:11]`, `RegDst_o`

Output : `mux_write_o`

Reg\_File RF :

Input : clk\_i, rst\_i, instr\_o[25:21], instr\_o[20:16], mux\_write\_o, alu\_result,  
RegWrite\_o

Ouput : rs\_data, rd\_data

Decoder Decoder :

Input : instr\_o[31:26]

Ouput : RegWrite\_o, ALU\_op\_o, ALUSrc\_o, RegDst\_o, Branch\_o

ALU\_Ctrl AC :

Input : instr\_o[5:0], ALU\_op\_o

Ouput : ALUCtrl\_o

Sign\_Extend SE :

Input : instr\_o[15:0]

Ouput : se\_o

MUX\_2to1 Mux\_ALUSrc :

Input : rd\_data, se\_o, ALUSrc\_o

Ouput : mux\_alu\_o

ALU ALU :

Input : rs\_data, mux\_alu\_o, ALUCtrl\_o

Ouput : alu\_result, zero

Adder Adder2 :

Input : adder1\_o, sl2

Ouput : adder2\_o

Shift\_Left\_Two\_32 Shifter :

Input : se\_o

Ouput : sl2

MUX\_2to1 Mux\_PC\_Source :

Input : adder1\_o, adder2\_o, (zero & Branch\_o)

Ouput : mux\_pc\_o

## Hardware module analysis:

PC：表示程式執行的位置，每回合加 4

Adder：將 2 個 32bit 的 source 相加

IM：讀 pc 的位置，並依照 I-format、R-format 不同輸出相對應 address 的指令

MUX\_2to1：根據輸入條件決定要輸出哪一個 input


Decoder：根據 opcode 決定指令需不需要 RegWrite\_o, ALU\_op\_o, ALUSrc\_o, RegDst\_o, Branch\_o

ALU\_Ctrl：根據 decoder 輸出決定 ALU 要做甚麼運算

ALU：根據 ALU ctrl 對兩個輸入運算


Finished part:

Test data 1:



```
# )
# )
# run 1000ns
2
r0= 0
r1= 10
r2= 4
r3= 0
r4= 0
r5= 6
r6= 0
r7= 0
r8= 0
r9= 0
r10= 0
r11= 0
r12= 0
$stop called at time : 260 ns : File "D:/colab_2022/CO_LAB2/Lab_2/Lab_2.srscs/sim_1/imports/CO_LAB2/testbench.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch simulation: Time (s): con = 00:00:04 : elapsed = 00:00:20 : Memory (MB): peak = 1427.035 : gain = 0.000
```

Test data 2:



```

# send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave
# )
# )
# run 1000ns
2
r0= 0
r1= 1
r2= 0
r3= 0
r4= 0
r5= 0
r6= 0
r7= 14
r8= 0
r9= 15
r10= 0
r11= 0
r12= 0
$stop called at time : 260 ns : File "D:/colab_2022/CO_LAB2/Lab_2/srcs/sin_1/imports/CO_LAB2/testbench.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1427.035 ; gain = 0.000

```

## Problems you met and solutions:

在運算時答案數值錯誤，發現是因為 shift left 2 bit 在進行切割的時候寫錯，變成保留左 30bit+00 而非 右 30bit+00。更正為正確答案後就得到正確結果了：

```
assign data_o = {data_i[29:0] , 2'b00};
```

## Summary:

這次的 lab 中大量使用到了 module 之間的連接，透過這樣的做法可以更明確的觀察各個部分之間訊息傳遞的關係，清楚的分層也可以讓程式更好閱讀。