CSCI 350 Digital Logic and Computer Organization G. Pothering Spring 2020 Assignment 4 **Due February 13, 2020** 

- 1. Implement a 16-1 multiplexer using only 4x1 multiplexers.  $Z'' = \bot + N = Z$  on bottom
- 2. Implement a 4 x16 decoder with enable using only three 3x8 decoders (again, with enable).
- 3. Use *only* an 8-1 multiplexer to implement the function  $f(x,y,z) = \Pi(2,5,6)$ . (see page 161 for an example)

The purpose of the rest part of the assignment is to familiarize you better with the notion of propagation delays for signals in a circuit and for you to see some of the tradeoffs that arise in circuit design because of attention to propagation delay. Remember, the *propagation delay* for a gate is the time it takes for a gate to (possibly) change its output value following a change in its input values.

4. Consider the full adder circuit in your textbook on page 165.

a. Assuming each of the logic gates used in this circuit has a propagation delay of 4 ns (nanoseconds), what are the delays for generating the sum and carry-out for this full adder?

b. Using the "ripple adder" approach described on page 165 to implement a 4-bit adder from four 1-bit adder, calculate the propagation delays for the sum and carry-out for this 4-bit adder.

5. In this exercise we are going to show how we can speed up the propagation delays for ripple adders.


a. Your textbook describes an alternate type of adder known as a *carry-select adder* on page 166. Show how you could implement a 2-bit adder from 1-bit adders using this approach and calculate the propagation times for the sum and final carry-out.

b. Now use carry-select to design a 4-bit adder from 2 bit adders that were themselves designed by carry-select. Calculate the propagation times for the sum and final carry-out for this 4-bit adder.


6. The approach described in problem 14 on pages 238-39 of your textbook implements what is known as a carry-look-ahead adder. Use carry-look-ahead to implement a 4-bit adder from four 1-bit adders and calculate the propagation times for the sum and final carry-out for this 4-bit adder.

8 in put


(#1) Implement a 16-1 Mux using 4x1 Mux's  $2^n = 4$  4 n=2




## (#1) 4x16 decoder w/ enable using 3x8 decoders



## #3) 8-1 Mux to implement f(x,y,z) = T(2,5,6)where it is $\emptyset$





a Sum Delays = 4 + 4 = 8 nano second delay


Carry Out Delay = 4 + 4 + 4 + 4 = 16 nano second

delay

Carry Out 
$$\frac{co}{1b} + \frac{co}{1b} + \frac{co}{1b} = 6t$$
 nano seconds

1 2 3 4

## (59) Carry Select Adder




Sum Delay = 8+8+12+12 = 40 nanosecon

Final Carry Out Delay = 1+12 = 68 namoseconds

Stay the same time no mater the # of input

MI Falx



Court

$$SI = C_{\varnothing} \oplus (A_{\varnothing} + B_{\varnothing})$$

$$CI = A_{1}B_{1} + B_{1}C_{\varnothing}$$