



Timing diagram for MDR = M[[SP] + 1]




Control signals are set up

$$MDR = M[[SP] + 1]$$




Drive B bus




ALU


MDR = M[[SP] + 1]




ALU and shifter




Propagation from shifter to C bus



Registers loaded from C bus




Memory write begins



Waiting for memory read to complete

$$MDR = M[[SP] + 1]$$



Value read from memory goes in MDR