

# FIFO UVM PROJECT

By: Shehab Eldeen Khaled

Supervised by: Eng. Kareem Wassem



# FIFO UVM Project

# ⇒ **Project Overview:**

This project involves the design and verification of a synchronous FIFO (First-In, First-Out) buffer, widely used in digital systems for data transfer between components operating at different clock rates or execution speeds. The design incorporates control signals like full, almost full, empty, and almost empty flags to manage data flow efficiently. Verification, conducted using Universal Verification Methodology (UVM), tested the FIFO's functionality under various conditions.

# ⇒ *Inputs and outputs:*

Port	Direction	Function
data_in		Write Data: The input data bus used when writing the FIFO.
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on data_in) to be written into the FIFO
rd_en	Input	Read Enable: If the FIFO is not empty, asserting this signal causes data (on data_out) to be read from the FIFO
clk		Clock signal
rst_n		Active low asynchronous reset
data_out		Read Data: The sequential output data bus used when reading from the FIFO.
full		Full Flag: When asserted, this combinational output signal indicates that The FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO.
almostfull		Almost Full: When asserted, this combinational output signal indicates that only one more write can be performed before the FIFO is full.
empty		Empty Flag: When asserted, this combinational output signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.
almostempty	Output	Almost Empty: When asserted, this output combinational signal indicates that only one more read can be performed before the FIFO goes to empty.
overflow		Overflow: This sequential output signal indicates that a write request (wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO.
underflow		Underflow: This sequential output signal Indicates that the read request (rd_en) was rejected because the FIFO is empty. Under flowing the FIFO is not destructive to the FIFO.
wr_ack		Write Acknowledge: This sequential output signal indicates that a write request (wr_en) has succeeded.

# ⇒ Verification plan:


Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
FIFO_1	When the reset is asserted, all outputs should be low except empty flag is high	Directed at the start of the simulation, then randomized with a constraint that make reset is off at most of simulation time	-	using immediate assertion to check the functionality of asynchronous reset, also using golden model
FIFO_2	checking when reset is disabled and write enable is high and full flag is low, write operation should be occurred and write acknowledge rises, then write pointer is incremented	Randomized with constraint that write enable is high at 50% of simulation time and low at 50% of simulation time by default and also write only constraint in the write_only sequence	cover the cases at which write enable is high and low and cover all cases between write enable, read enable, and write_ack ignoring the case at which write_en is low and write_ack is high (as write_ack is high only when write_en is high)	using concurrent assertion (wr_ack_active property and wr_ptr_ass property) to check the functionality of write operation and using golden model
FIFO_3	checking when reset is disabled and write enable is low or full flag is high, write operation shouldn't be occurred and write acknowledge will be low, then write pointer remained constant	Randomized with constraint that write enable is high at 50% of simulation time and low at 50% of simulation time by default and write only constraint in the write_only sequence	cover the cases at which write enable is high and low	using concurrent assertion (wr_ack_inactive property and wr_ptr_ass property) to check that write acknowledge is low and write pointer isn't incremented as write operation does not occur and using golden model
FIFO_4	checking overflow flag that when reset is disabled, if full flag is asserted and write enable is also asserted, then overflow flag should be high	Randomized	cover the cases by cross covering between write enable, read enable, and overflow flag ignoring the case at which write_en is low and overflow is high as it isn't important (as overflow may occur only when write_en is high)	using concurrent assertion (overflow_ass property) to check that overflow is high when both full flag and write enable are high, and using golden model
FIFO_5	checking full flag that when reset is disabled, if count reached the FIFO depth (8), then full flag should be high and no write operation can be occurred until read operation is occurred	Randomized	cover the cases by cross covering between write enable, read enable, and full flag ignoring the case at which read_en is high and full is high as it isn't important (as full flag may occur only when write_en is high)	using immediate assertion to check that full is high when count reached FIFO depth (8), and using concurrent assertion full_inactive and full_after_almostfull and also using golden model
FIFO_6	checking almostfull flag that when reset is disabled, if count reached the FIFO depth-1 (7), then almostfull flag should be high and only one write operation can be occurred	Randomized	cover the cases by cross covering between write enable, read enable, and almostfull flag	using immediate assertion to check that almostfull is high when count reached FIFO depth-1(7), and using concurrent assertion almostfull_inactive and almostfull_from_full and using golden model

FIFO_7	checking when reset is disabled and read enable is high and empty flag is low, read operation should be occured and dataout takes the read value, then read pointer is incremented	Randomized with constraint that write enable is high at 50% of simulation time and low at 50% of simulation time by default	cover the cases at which read enable is high and low	using concurrent assertion (rd_ptr_ass property) to check the functionality of read operation and using golden model
FIFO_8	checking underflow flag that when reset is disabled, if empty flag is asserted and read enable is also asserted, then underflow flag should be high	Randomized	cover the cases by cross covering between write enable, read enable, and underflow flag ignoring the case at which read_en is low and underflow is high as it isn't important (as underflow may occur only when read_en is high)	using concurrent assertion (underflow_ass property) to check that underflow is high when both empty flag and read enable are high, and using golden model
FIFO_9	checking empty flag that when reset is disabled, if count reached zero, then empty flag should be high, and no read operation can be occurred until write operation occurred	Randomized	cover the cases by cross covering between write enable, read enable, and empty flag	using immediate assertion to check that empty is high when count reached zero, and using concurrent assertion empty_inactive and empty_from_almostempty and using golden model
FIFO_10	checking almostempty flag that when reset is disabled, if count reached zero, then almostempty flag should be high and only one read operation can be occurred	Randomized	cover the cases by cross covering between write enable , read enable , and almostempty flag	using immediate assertion to check that almostempty is high when count = 1, and using concurrent assertion almsotempty_from_empty and almsotempty_inactive and using golden model
FIFO_11	check that when reset is disabled ,the count is incremented when write opertaion is occured	Randomization	-	using concurrent assertion (count_inc_ass property) to check that count is incremented when write opertaion is occured
FIFO_12	check that when reset is disabled ,the count is decremented when read opertaion is occured	Randomization	-	using concurrent assertion (count_dec_ass property) to check that count is decremented when read opertaion is occured
FIFO_13	check that when reset is disabled ,the count remains constant when write opertaion and read operation are occured at the same time	Randomization	-	using concurrent assertion (count_const_ass property) to check that count is constant when write opertaion and read operation are occured at the same time

Feature	Assertion
When rst_n = 1, count, rd_ptr , wr_ptr should be zero	assert final((!FIFO_DUT.count) && (!FIFO_DUT.rd_ptr) && (!FIFO_DUT.wr_ptr))
When count reaches to FIFO_DEPTH, <b>full</b> should be high	assert final(FIFO_if.full == (FIFO_DUT.count == FIFO_DEPTH)? 1 : 0)
When count reaches FIFO_DEPTH-1, almostfull should be high	assert final(FIFO_if.almostfull == (FIFO_DUT.count == FIFO_DEPTH-1)? 1:0)
When count reaches zero, <b>empty</b> should be high	assert final(FIFO_if.empty == (FIFO_DUT.count == 0)? 1 : 0)
When count reaches 1, almostempty should be high	assert final(FIFO_if.almostempty == (FIFO_DUT.count == 1)? 1 : 0)
When <b>full</b> is high and read operation occurred, <b>full</b> should be low and <b>almostfull</b> should rise	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.full && FIFO_if.rd_en)  => (!FIFO_if.full && \$rose(FIFO_if.almostfull));
When <b>almostfull</b> is high and write operation occurred, <b>full</b> should be high and <b>almostfull</b> should fell	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.almostfull && FIFO_if.wr_en && !FIFO_if.rd_en)  => (\$fell(FIFO_if.almostfull) && FIFO_if.full);
When almostfull is high and read operation occurred only almostfull should be low	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.almostfull && FIFO_if.rd_en && !FIFO_if.wr_en)  => !FIFO_if.almostfull;
When <b>full</b> is high and read operation occurred, <b>almostfull</b> should rise	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.full && FIFO_if.rd_en)  => (\$fell(FIFO_if.full) && \$rose(FIFO_if.almostfull));
When <b>empty</b> is high and write operation occurred, <b>empty</b> should fell	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.empty && FIFO_if.wr_en)  => (\$fell(FIFO_if.empty) && \$rose(FIFO_if.almostempty));
When <b>almostempty</b> is high and read operation occurred, <b>empty</b> should be high	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.almostempty && FIFO_if.rd_en && !FIFO_if.wr_en)  => (FIFO_if.empty && \$fell(FIFO_if.almostempty));
When <b>almostempty</b> is high and write operation occurred, <b>almostempty</b> should be low	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.almostempty && !FIFO_if.rd_en && FIFO_if.wr_en)  => !FIFO_if.almostempty;
When <b>empty</b> is high and write operation occurred, <b>almostempty</b> should rise	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.empty && FIFO_if.wr_en && !FIFO_if.rd_en)  => (\$rose(FIFO_if.almostempty) && \$fell(FIFO_if.empty));
When <b>full</b> is high and write enable is high, <b>overflow</b> should be high	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.full && FIFO_if.wr_en)  => FIFO_if.overflow;

When <b>empty</b> is high and read	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.empty &&
enable is high, <b>underflow</b> should	FIFO_if.rd_en)  => FIFO_if.underflow;
be high	
When write operation done	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (!FIFO_if.full &&
successfully (i.e. write enable is	FIFO_if.wr_en)  => FIFO_if.wr_ack;
high and <b>full</b> is low) <b>wr_ack</b> rises	
When <b>full</b> is high or <b>write enable</b>	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.full
is low, so <b>wr_ack</b> should be low as	!FIFO_if.wr_en)  => !FIFO_if.wr_ack;
write operation doesn't occurred	
When write operation is done	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (!FIFO_if.full &&
successfully, write pointer should	FIFO_if.wr_en)  => FIFO_DUT.wr_ptr == \$past(FIFO_DUT.wr_ptr) +
be <b>incremented</b>	1'b1;
When read operation is done	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (!FIFO_if.empty &&
successfully, read pointer should	FIFO_if.rd_en)  => FIFO_DUT.rd_ptr == \$past(FIFO_DUT.rd_ptr) + 1'b1;
be <b>incremented</b>	
When write enable is high, read	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en &&
enable is low, and full is low	!FIFO_if.full && !FIFO_if.rd_en)  => FIFO_DUT.count ==
(i.e. write operation occurred)	\$past(FIFO_DUT.count) + 1'b1;
count should be incremented	
When <b>read enable</b> is high, <b>write</b>	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (!FIFO_if.wr_en &&
<b>enable</b> is low, and <b>empty</b> is low	FIFO_if.rd_en && !FIFO_if.empty)  => FIFO_DUT.count ==
(i.e. read operation occurred)	\$past(FIFO_DUT.count) - 1'b1;
count should be decremented	
When both <b>read enable</b> and <b>write</b>	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en &&
enable are high, and both full and	FIFO_if.rd_en && !FIFO_if.empty && !FIFO_if.full)  => FIFO_DUT.count
empty are low (i.e. write and read	== \$past(FIFO_DUT.count);
operations occurred at the same	
time) count should remain	
constant	

# *□* DVM Structure:



# ⇒ <u>UVM Testbench working:</u>

#### 1. Create a top.sv file

- Pass data from the interface to the DUT and the golden model.
- Bind the assertion file to the design.
- > Set the virtual interface to the database.
- > Run the UVM test.

#### 2. Develop a sequence\_item

- Randomize data inputs
- > make constraint blocks.

#### 3. Create three sequences to verify the design (write\_only, read\_only, reset)

#### 4. Create a driver.sv file

- > Establish a virtual interface between the driver and the real interface.
- Assign data from sequence Item and pass it to the interface inputs.

#### 5. Create a monitor.sv file

- Establish a virtual interface between the monitor and the real interface.
- Assign data from the virtual interface and pass it to the monitor object via sequence Item inputs and outputs.

#### 6. Create an agent.sv

- Obtain the configuration object from the database and pass it to the monitor and driver.
- > Establish a connection with the monitor to send data to the scoreboard and coverage collector.
- Connect the sequencer to the driver.

#### 7. Create an env.sv file

- Instantiate components such as the agent, scoreboard, and coverage collector.
- Connect the agent to the scoreboard and coverage collector.

#### 8. Create a test.sv file

- Get the virtual interface and pass it to the environment.
- Instantiate sequence objects.
- Instantiate the environment component.
- > Call the built-in function raise\_objection to indicate the start of the test.
- Run the sequence objects in the run\_phase sequences.
- Call the built-in function drop\_objection to indicate the end of the test.

## ⇒ Design before debugging:

```
module FIFO_before_debugging(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull,
almostempty, wr_ack, overflow, underflow, data_out);
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
input [FIFO_WIDTH-1:0] data_in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output reg wr_ack, overflow;
output full, empty, almostfull, almostempty, underflow;
localparam max fifo addr = $clog2(FIFO DEPTH);
reg [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr_ptr <= 0;
    else if (wr_en && count < FIFO_DEPTH) begin
        mem[wr_ptr] <= data_in;</pre>
        wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
    else begin
        wr ack <= 0;
        if (full & wr_en)
            overflow <= 1;</pre>
            overflow <= 0;</pre>
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rd ptr <= 0;
    else if (rd en && count != 0) begin
        data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
always @(posedge clk or negedge rst n) begin
```

# ⇒ Bug report:

- 1) Almost full should be high when count = FIFO\_DEPTH 1 not count = FIFO\_DEPTH 2
- 2) Each of overflow, underflow, wr\_ack, dataout signals should be zero at reset
- 3) We should give overflow signal zero when FIFO is not full and write operation is done successfully
- 4) We should give underflow signal zero when FIFO is not empty and read operation is done successfully
- 5) Underflow output is sequential output not combinational. so, it should be got from always block
- 6) At the always block of count internal signal we should take into consideration some uncovered cases:
  - a) When wr\_en and rd\_en are high together and full = 1 so, count should be decremented.
  - b) When wr\_en and rd\_en are high together and empty = 1 so, count should be incremented.
  - c) When wr\_en and rd\_en are high together and both full and empty flags are low so, count should remain constant.

## ⇒ <u>Design after debugging:</u>

```
import shared_pkg::*;
module FIFO(FIFO interface.DUT FIFO if);
    localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    reg [max fifo addr-1:0] wr ptr, rd ptr;
    reg [max_fifo_addr:0] count;
    // write operation
    always @(posedge FIFO if.clk or negedge FIFO if.rst n) begin
        if (!FIFO_if.rst_n) begin
            wr ptr <= 0;
            FIFO_if.overflow <= 0; //fix: overflow signal should be zero at reset
            FIFO_if.wr_ack <= 0; //fix: write_ack signal should be zero at reset
        end
        else if (FIFO_if.wr_en && count < FIFO_DEPTH) begin
            mem[wr_ptr] <= FIFO_if.data_in;</pre>
            FIFO if.wr ack <= 1;</pre>
            wr_ptr <= wr_ptr + 1;</pre>
            FIFO if.overflow <= 0; //fix: due to FIFO is not full , so overflow should be
zero
        end
        else begin
            FIFO_if.wr_ack <= 0;</pre>
            if (FIFO if.full && FIFO if.wr en)
                FIFO_if.overflow <= 1;</pre>
            else
                FIFO if.overflow <= 0;
        end
    end
    // read operation
    always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
        if (!FIFO_if.rst_n) begin
            rd ptr <= 0;
            FIFO if.underflow <= 0; //fix: underflow signal should be zero at reset
            FIFO if.data out <= 0; //fix: dataout signal should be zero at reset
        end
        else if (FIFO_if.rd_en && count != 0) begin
            FIFO if.data out <= mem[rd ptr];</pre>
            rd_ptr <= rd_ptr + 1;
            FIFO if.underflow <= 0; //fix: due to FIFO is not empty , so underflow
should be zero
```

```
end
        else begin //fix : underflow output is sequential output not combinational
            if (FIFO if.rd en && FIFO if.empty) begin
                FIFO if.underflow <= 1;</pre>
            end
            else begin
                                               //fix
                FIFO if.underflow <= 0;</pre>
            end
        end
    end
    always @(posedge FIFO if.clk or negedge FIFO if.rst n) begin
        if (!FIFO_if.rst_n) begin
            count <= 0;</pre>
        end
        else begin
            if (({FIFO if.wr en, FIFO if.rd en} == 2'b11) && FIFO if.full) begin
                     count <= count-1; //fix: when both wr_en and rd_en are high , and</pre>
full=1, only read operation will occur
            else if (({FIFO if.wr en, FIFO if.rd en} == 2'b11) && FIFO if.empty)
begin //fix
                    count <= count+1; //fix: when both wr en and rd en are high , and</pre>
empty=1 , only write operation will occur
            end
            else if (({FIFO if.wr en, FIFO if.rd en} == 2'b11) && !FIFO if.full &&
!FIFO_if.empty) begin //fix
                    count <= count; //fix: when both wr en and rd en are high , and both</pre>
empty=0 and full=0 , both operations (read, write) will occur
            end
            else if ( ({FIFO if.wr en, FIFO if.rd en} == 2'b10) && !FIFO if.full)
                count <= count + 1;</pre>
            else if (({FIFO if.wr en, FIFO if.rd en} == 2'b01) && !FIFO if.empty)
                count <= count - 1;</pre>
        end
    end
    assign FIFO if.full = (count == FIFO DEPTH)? 1 : 0;
    assign FIFO if.empty = (count == 0)? 1 : 0;
    assign FIFO_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //fix : almostfull signal
is high when count=FIFO DEPTH-1 not FIFO DEPTH-2
    assign FIFO_if.almostempty = (count == 1)? 1 : 0;
endmodule
```

#### **⇒** Interface:

```
import shared_pkg::*;
interface FIFO_interface(clk);
    input clk;
    logic [FIFO_WIDTH-1:0] data_in;
    logic rst_n, wr_en, rd_en;
   logic [FIFO_WIDTH-1:0] data_out;
   logic wr_ack, overflow;
   logic wr_ack_ref, overflow_ref;
   logic [FIFO_WIDTH-1:0] data_out_ref;
   logic full, empty, almostfull, almostempty, underflow;
    logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
   modport DUT (input data_in, wr_en, rd_en, clk, rst_n , output full, empty, almostfull,
almostempty, wr_ack, overflow, underflow, data_out);
    modport golden (input data_in, wr_en, rd_en, clk, rst_n , output full_ref, empty_ref,
almostfull_ref, almostempty_ref, wr_ack_ref, overflow_ref, underflow_ref, data_out_ref);
endinterface //FIFO interface
```

# ⇒ **Shared package:**

```
package shared_pkg;
    parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;
    int RD_EN_ON_DIST = 50;
    int WR_EN_ON_DIST = 50;
endpackage
```

#### ⇒ Golden model:

```
import shared pkg::*;
module FIF0_golden (FIF0_interface.golden FIF0_if);
    reg [FIFO WIDTH-1:0] fifo queue [$];
    // Write operation
    always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
        if (!FIFO if.rst n) begin
            fifo_queue.delete();
            FIFO_if.wr_ack_ref <= 0;</pre>
            FIFO if.overflow ref <= 0;
        end
        else if (FIFO if.wr en && !FIFO if.full ref) begin
            fifo_queue.push_back(FIFO_if.data_in);
            FIFO if.wr ack ref <= 1;
            FIFO if.overflow_ref <= 0;</pre>
        end
        else begin
            FIFO_if.wr_ack_ref <= 0;</pre>
            if (FIFO if.full ref && FIFO if.wr en)
                FIFO_if.overflow_ref <= 1;</pre>
            else
                FIFO if.overflow ref <= 0;
        end
    end
    // Read operation
    always @(posedge FIFO if.clk or negedge FIFO if.rst n) begin
        if (!FIFO if.rst n) begin
            fifo_queue.delete();
            FIFO if.underflow ref <= 0;
            FIFO_if.data_out_ref <= 0;</pre>
        end
        else if (FIFO if.rd en && !FIFO if.empty ref) begin
            FIFO_if.data_out_ref <= fifo_queue.pop_front();</pre>
            FIFO if.underflow ref <= 0;
        end
        else begin
            if (FIFO_if.empty_ref && FIFO_if.rd_en)
                FIFO_if.underflow_ref <= 1;</pre>
            else
                FIFO_if.underflow_ref <= 0;</pre>
        end
    end
    assign FIFO_if.full_ref = (fifo_queue.size() >= FIFO_DEPTH )? 1:0;
    assign FIFO if.almostfull ref = (fifo queue.size() == FIFO DEPTH-1)? 1:0;
    assign FIFO_if.empty_ref = (fifo_queue.size() == 0)? 1:0;
    assign FIFO_if.almostempty_ref = (fifo_queue.size() == 1)? 1:0;
endmodule
```

#### ⇒ Assertions file:

```
import shared pkg::*;
module FIFO SVA (FIFO interface.DUT FIFO if);
    `ifdef FIFO Assertions
   //immediate assertions (combinational outputs)
   always_comb begin
        if(!FIFO if.rst n) begin
            reset_ass: assert final((!FIFO_DUT.count) && (!FIFO_DUT.rd_ptr) &&
(!FIFO DUT.wr ptr))
            else $display("at time: %t , reset fails",$time);
        end
        full ass:
                          assert final(FIFO_if.full == (FIFO_DUT.count == FIFO_DEPTH)? 1 :
           else $display("at time: %t , full fails",$time);
0)
                         assert final(FIFO if.empty == (FIFO DUT.count == 0)? 1 :
0)
                   else $display("at time: %t , empty fails",$time);
        almostfull ass: assert final(FIFO if.almostfull == (FIFO DUT.count ==
FIFO DEPTH-1)? 1:0) else $display("at time: %t , almost full fails",$time);
        almost empty ass: assert final(FIFO if.almostempty == (FIFO DUT.count == 1)? 1 : 0
           else $display("at time: %t , almost empty fails",$time);
   end
   //concurrent assertions
   // full signal
   property full inactive;
        @(posedge FIFO if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.full && FIFO_if.rd_en)
|=> (!FIFO if.full && $rose(FIFO if.almostfull));
    endproperty
    property full after almostfull;
        @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.almostfull &&
FIFO if.wr en && !FIFO if.rd en) |=> ($fell(FIFO if.almostfull) && FIFO if.full);
    endproperty
   // almost full signal
   property almostfull from full;
        @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.full && FIFO if.rd en)
|=> ($fell(FIFO if.full) && $rose(FIFO if.almostfull));
    endproperty
   property almostfull inactive;
        @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.almostfull &&
FIFO if.rd en && !FIFO_if.wr_en) |=> !FIFO_if.almostfull;
    endproperty
```

```
// empty signal
   property empty inactive;
        @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.empty &&
FIFO if.wr en) |=> ($fell(FIFO if.empty) && $rose(FIFO if.almostempty));
    endproperty
   property empty_from_almostempty;
        @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.almostempty &&
FIFO_if.rd_en && !FIFO_if.wr_en) |=> (FIFO_if.empty && $fell(FIFO_if.almostempty));
    endproperty
   // almost empty signal
   property almsotempty inactive;
        @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.almostempty &&
!FIFO if.rd en && FIFO if.wr en) |=> !FIFO if.almostempty;
    endproperty
   property almsotempty from empty;
        @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.empty && FIFO if.wr en
&& !FIFO if.rd en) |=> ($rose(FIFO if.almostempty) && $fell(FIFO if.empty));
   endproperty
   // overflow signal
   property overflow ass;
       @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.full && FIFO if.wr en)
|=> FIFO_if.overflow;
   endproperty
   // underflow signal
   property underflow ass;
       @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.empty &&
FIFO if.rd en) |=> FIFO if.underflow;
    endproperty
   // wr ack signal
   property wr_ack_active;
        @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (!FIFO if.full &&
FIFO if.wr en) |=> FIFO if.wr ack;
   endproperty
   property wr_ack_inactive;
        @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.full ||
!FIFO_if.wr_en) |=> !FIFO_if.wr_ack;
   endproperty
   // write pointer internal signal
   property wr ptr ass;
```

```
@(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (!FIFO if.full &&
FIFO if.wr en) |=> FIFO DUT.wr ptr == $past(FIFO DUT.wr ptr) + 1'b1;
    endproperty
   // read pointer internal signal
   property rd_ptr_ass;
       @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (!FIFO if.empty &&
FIFO if.rd en) |=> FIFO DUT.rd ptr == $past(FIFO DUT.rd ptr) + 1'b1;
    endproperty
   // counter internal signal
   property count_inc_ass;
       @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.wr en && !FIFO if.full
&& !FIFO_if.rd_en) |=> FIFO_DUT.count == $past(FIFO_DUT.count) + 1'b1;
   endproperty
   property count_dec_ass;
       @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (!FIFO if.wr en &&
FIFO if.rd en && !FIFO if.empty) |=> FIFO DUT.count == $past(FIFO DUT.count) - 1'b1;
    endproperty
   property count const ass;
       @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && FIFO_if.rd_en
&& !FIFO if.empty && !FIFO if.full) |=> FIFO DUT.count == $past(FIFO DUT.count);
    endproperty
   // assert properties
   full inactive assert: assert property(full inactive) else $display("at time %t : full
inactive Fails",$time);
    full after almostfull assert: assert property(full after almostfull) else $display("at
time %t : full_after_almostfull Fails",$time);
    almostfull from full assert: assert property(almostfull from full) else $display("at
time %t : almostfull from full Fails",$time);
    almostfull_inactive_assert: assert property(almostfull_inactive) else $display("at
time %t : almostfull inactive Fails",$time);
    empty_inactive_assert: assert property(empty_inactive) else $display("at time %t :
empty inactive Fails",$time);
    empty from almostempty assert: assert property(empty from almostempty) else
$display("at time %t : empty_from_almostempty Fails",$time);
    almsotempty inactive assert: assert property(almsotempty inactive) else $display("at
time %t : almsotempty_inactive Fails",$time);
    almsotempty from empty assert: assert property(almsotempty from empty) else
$display("at time %t : almsotempty_from_empty Fails",$time);
    overflow_assert: assert property(overflow_ass) else $display("at time %t : overflow
Fails",$time);
    underflow_assert: assert property(underflow_ass) else $display("at time %t : underflow
Fails",$time);
```

```
wr_ack_assert: assert property(wr_ack_active) else $display("at time %t : write ack
Fails",$time);
    wr ack inactive assert: assert property(wr ack inactive) else $display("at time %t :
write ack Fails",$time);
   wr_ptr_assert: assert property(wr_ptr_ass) else $display("at time %t : write pointer
Fails",$time);
    rd_ptr_assert: assert property(rd_ptr_ass) else $display("at time %t : read pointer
Fails",$time);
    count_inc_assert: assert property(count_inc_ass) else $display("at time %t : counter
increment Fails",$time);
    count_dec_assert: assert property(count_dec_ass) else $display("at time %t : counter
decrement Fails",$time);
    count const assert: assert property(count const ass) else $display("at time %t :
counter const Fails",$time);
    // cover properties
   full inactive cover: cover property(full inactive);
   full after almostfull cover: cover property(full after almostfull);
    almostfull from full_cover: cover property(almostfull_from_full);
    almostfull inactive cover: cover property(almostfull inactive);
    empty inactive cover: cover property(empty inactive);
    empty from almostempty cover: cover property(empty from almostempty);
    almsotempty inactive cover: cover property(almsotempty inactive);
    almsotempty from empty cover: cover property(almsotempty from empty);
   overflow cover: cover property (overflow ass);
   underflow_cover: cover property (underflow_ass);
   wr_ack_cover: cover property(wr_ack_active);
   wr_ack_inactive_cover: cover property(wr_ack_inactive);
   wr_ptr_cover: cover property (wr_ptr_ass);
   rd ptr cover: cover property (rd ptr ass);
   count_inc_cover: cover property (count_inc_ass);
    count_dec_cover: cover property (count_dec_ass);
    count_const_cover: cover property (count_const_ass);
    `endif
endmodule
```

# 

# 1) Configuration package:

```
package FIFO_config_pkg;
  import uvm_pkg::*;
  import shared_pkg::*;
  include "uvm_macros.svh"

class FIFO_config extends uvm_object;
       `uvm_object_utils(FIFO_config)
       virtual FIFO_interface FIFO_vif;

       // constructor
      function new(string name = "FIFO_config");
            super.new(name);
            endfunction
      endclass
endpackage
```

#### 2) Sequencer package:

```
package FIFO_sequencer_pkg;
  import shared_pkg::*;
  import uvm_pkg::*;
  import FIFO_seq_item_pkg::*;
  `include "uvm_macros.svh"

class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
  `uvm_component_utils(FIFO_sequencer)

  // constructor
  function new(string name = "FIFO_sequencer" , uvm_component parent = null);
      super.new(name,parent);
  endfunction
  endclass
endpackage
```

#### 3) Sequence item package:

```
package FIFO seq item pkg;
    import shared_pkg::*;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    class FIFO_seq_item extends uvm_sequence_item;
        `uvm_object_utils(FIFO_seq_item)
        // Define signals of sequence items
        rand logic [FIFO WIDTH-1:0] data in;
        rand logic rst_n, wr_en, rd_en;
        logic [FIFO_WIDTH-1:0] data_out;
       logic wr_ack, overflow;
       logic wr_ack_ref, overflow_ref;
       logic [FIFO_WIDTH-1:0] data_out_ref;
       logic full, empty, almostfull, almostempty, underflow;
        logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
       // constructor
        function new(string name = "FIFO_seq_item");
            super.new(name);
        endfunction
        // print all inputs and outputs
       function string convert2string();
           return $sformatf("%s rst_n= %b , wr_en= %b , rd_en= %b , data_in= %0h ,
data_out = %0h, wr_ack = %0b, full = %0b, empty = %0b, underflow = %0b, almostempty = %0b,
almostfull = %0b, overflow = %0b"
            ,super.convert2string(),rst_n,wr_en,rd_en,data_in,data_out,wr_ack,full,empty,u
nderflow,almostempty,almostfull,overflow);
       endfunction
       // print inputs only
        function string convert2string_stimulus();
           return $sformatf("rst_n= %b , wr_en= %b , rd_en= %b , data_in=
%0h",rst_n,wr_en,rd_en,data_in);
       endfunction
       // print reference outputs
        function string convert2string_ref();
           return $sformatf("data_out_ref= %0h, wr_ack_ref = %0b, full_ref = %0b,
empty_ref = %0b, underflow_ref = %0b, almostempty_ref = %0b, almostfull_ref = %0b,
overflow ref = %0b"
```

```
,data_out_ref,wr_ack_ref,full_ref,empty_ref,underflow_ref,almostempty_ref,almo
stfull_ref,overflow_ref);
        endfunction
        constraint reset_c {
           rst_n dist {1:=96 , 0:=4};
        // write and read with different probabilities ==> for write_read sequence
        constraint write_and_read {
           wr en dist {1:= WR EN ON DIST , 0:= 100-WR EN ON DIST};
           rd_en dist {1:= RD_EN_ON_DIST , 0:= 100-RD_EN_ON_DIST};
        constraint read only {
           rd_en == 1;
           wr_en == 0;
        // only write constraint for write only sequence
        constraint write_only {
           rd_en == 0;
           wr_en == 1;
   endclass
endpackage
```

#### 4) Reset sequence package:

```
package FIFO_rst_sequence_pkg;
    import shared_pkg::*;
    import FIFO_seq_item_pkg::*;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    class FIFO_rst_sequence extends uvm_sequence #(FIFO_seq_item);
        `uvm_object_utils(FIFO_rst_sequence)
        FIFO_seq_item rst_seq;
        // constructor
        function new(string name = "FIFO_rst_sequence");
            super.new(name);
        endfunction
        task body ();
            rst_seq = FIFO_seq_item::type_id::create("rst_seq"); // create a sequence item
            start_item(rst_seq);
            rst_seq.rst_n = 0;
            rst_seq.wr_en = 1;
            rst_seq.rd_en = 0;
            rst_seq.data_in = 5;
            finish_item(rst_seq);
        endtask
    endclass
endpackage
```

#### 5) Write only sequence package:

```
package FIFO_write_only_sequence_pkg;
    import shared_pkg::*;
    import FIFO_seq_item_pkg::*;
    import uvm_pkg::*;
    `include "uvm macros.svh"
    class FIFO write_only_sequence extends uvm_sequence #(FIFO_seq_item);
        `uvm_object_utils(FIFO_write_only_sequence)
        FIFO seq item write only seq;
        // constructor
        function new(string name = "FIFO_write_only_sequence");
            super.new(name);
        endfunction
        task body();
            repeat(1000) begin
                write_only_seq = FIF0_seq_item::type_id::create("write_only_seq"); //
create a sequence item
                write_only_seq.constraint_mode(0); // disable all constraints
                write only seq.write only.constraint mode(1); // enable write only
constraint
                write_only_seq.reset_c.constraint_mode(1); // enable reset constraint
                start_item(write_only_seq);
                assert(write_only_seq.randomize());
                finish item(write only seq);
           end
        endtask
    endclass
endpackage
```

#### 6) Read only sequence package:

```
package FIFO_read_only_sequence_pkg;
    import shared_pkg::*;
    import FIFO_seq_item_pkg::*;
    import uvm_pkg::*;
    `include "uvm macros.svh"
    class FIFO read only sequence extends uvm sequence #(FIFO seq_item);
        `uvm_object_utils(FIFO_read_only_sequence)
        FIFO seq item read only seq;
        // constructor
        function new(string name = "FIFO_read_only_sequence");
            super.new(name);
        endfunction
        task body();
            repeat(1000) begin
                read_only_seq = FIF0_seq_item::type_id::create("read_only_seq"); // create
                read_only_seq.constraint_mode(0); // disable all constraints
                read only seq.read only.constraint mode(1); // enable read only
constraint
                read_only_seq.reset_c.constraint_mode(1); // enable reset constraint
                start_item(read_only_seq);
                assert(read_only_seq.randomize());
                finish item(read only seq);
           end
        endtask
    endclass
endpackage
```

#### 7) Read and write sequence package:

```
package FIFO_read_write_sequence_pkg;
    import shared_pkg::*;
    import FIFO_seq_item_pkg::*;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    class FIFO_read_write_sequence extends uvm_sequence #(FIFO_seq_item);
        `uvm_object_utils(FIFO_read_write_sequence)
        FIFO seq item read write seq;
        // constructor
        function new(string name = "FIFO_read_write_sequence");
            super.new(name);
        endfunction
        task body();
            repeat(1000) begin
                read_write_seq = FIF0_seq_item::type_id::create("read_write_seq"); //
create a sequence item
                read_write_seq.constraint_mode(0); // disable all constraints
                read write seq.write and read.constraint mode(1); // enable read write
constraint
                read_write_seq.reset_c.constraint_mode(1); // enable reset constraint
                start_item(read_write_seq);
                assert(read_write_seq.randomize());
                finish_item(read_write seq);
           end
        endtask
    endclass
endpackage
```

#### 8) Driver package:

```
package FIFO driver pkg;
    import shared_pkg::*;
    import uvm_pkg::*;
    import FIFO seq item pkg::*;
    `include "uvm macros.svh"
    class FIFO_driver extends uvm_driver #(FIFO_seq_item);
        `uvm_component_utils(FIFO_driver)
        virtual FIFO interface FIFO vif;
        FIFO_seq_item stim_seq_item;
       // constructor
        function new(string name = "FIFO_driver" , uvm_component parent = null);
            super.new(name,parent);
        endfunction
        task run_phase (uvm_phase phase);
            super.run_phase(phase);
            // generate stimulus
            forever begin
                stim_seq_item = FIFO_seq_item::type_id::create("stim_seq_item");
                seq_item_port.get_next_item(stim_seq_item);
                // generate inputs
                FIFO_vif.rst_n = stim_seq_item.rst_n;
                FIFO_vif.wr_en = stim_seq_item.wr_en;
                FIFO_vif.rd_en = stim_seq_item.rd_en;
                FIFO_vif.data_in = stim_seq_item.data_in;
                @(negedge FIFO_vif.clk);
                seq_item_port.item_done();
                `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
            end
        endtask
   endclass
endpackage
```

#### 9) Monitor package:

```
package FIFO monitor pkg;
    import shared pkg::*;
    import uvm_pkg::*;
    import FIFO seq item pkg::*;
    `include "uvm macros.svh"
    class FIFO monitor extends uvm monitor;
        `uvm component utils(FIFO monitor)
        virtual FIFO_interface FIFO_vif;
        FIFO seq item mon seq item;
        uvm analysis port #(FIFO seg item) mon ap;
        function new(string name = "FIFO_monitor" , uvm_component parent = null);
            super.new(name,parent);
        endfunction
        function void build phase(uvm phase phase);
            super.build phase(phase);
            mon_ap = new("mon_ap",this);
        endfunction
        task run_phase (uvm_phase phase);
            super.run phase(phase);
            forever begin
                mon seq item = FIFO seq item::type id::create("mon seq item");
                @(negedge FIFO vif.clk);
                mon_seq_item.rst_n = FIFO_vif.rst_n;
                mon seq item.wr en = FIFO vif.wr en;
                mon_seq_item.rd_en = FIFO_vif.rd_en;
                mon seq item.data in = FIFO vif.data in;
                mon seq item.data out = FIFO vif.data out;
                mon_seq_item.wr_ack = FIFO_vif.wr_ack;
                mon seg item.overflow = FIFO vif.overflow;
                mon_seq_item.underflow = FIFO_vif.underflow;
                mon seq item.full = FIFO vif.full;
                mon seg item.empty = FIFO vif.empty;
                mon_seq_item.almostfull = FIFO_vif.almostfull;
                mon seq item.almostempty = FIFO vif.almostempty;
                mon_seq_item.data_out_ref = FIFO_vif.data_out_ref;
                mon seq item.wr ack ref = FIFO vif.wr ack ref;
                mon seq item.overflow ref = FIFO vif.overflow ref;
                mon_seq_item.underflow_ref = FIFO_vif.underflow_ref;
                mon seg item.full ref = FIFO vif.full ref;
                mon_seq_item.empty_ref = FIFO_vif.empty_ref;
                mon seg item.almostfull ref = FIFO vif.almostfull ref;
                mon_seq_item.almostempty_ref = FIF0_vif.almostempty_ref;
                mon_ap.write(mon_seq_item);
                `uvm_info("run_phase", mon_seq_item.convert2string(), UVM_HIGH)
            end
        endtask
```

#### 10) Monitor package:

```
package FIFO agent pkg;
    import shared_pkg::*;
    import uvm_pkg::*;
    import FIFO_seq_item_pkg::*;
    import FIFO_config_pkg::*;
    import FIFO monitor pkg::*;
    import FIFO_driver_pkg::*;
    import FIFO sequencer pkg::*;
    `include "uvm_macros.svh"
    class FIFO_agent extends uvm_agent;
        `uvm_component_utils(FIFO_agent)
        FIFO_monitor mon;
        FIFO_sequencer sqr;
        FIFO_driver drv;
        FIFO config FIFO cfg;
        uvm_analysis_port #(FIFO_seq_item) agt_ap;
        function new(string name = "FIFO_agent" , uvm_component parent = null);
            super.new(name,parent);
        endfunction
        function void build phase(uvm phase phase);
            super.build_phase(phase);
            if (!uvm_config_db #(FIFO_config)::get(this , "" , "CFG" , FIFO_cfg)) begin
                `uvm_fatal("build_phase", "Driver - Unable to get configuration object");
            end
            agt_ap = new("agt_ap",this);
            sqr = FIFO_sequencer::type_id::create("sqr",this);
            mon = FIFO_monitor::type_id::create("mon",this);
            drv = FIFO driver::type_id::create("drv",this);
        endfunction
        function void connect phase(uvm phase phase);
            drv.FIF0_vif = FIF0_cfg.FIF0_vif;
            mon.FIFO_vif = FIFO_cfg.FIFO_vif;
            drv.seq_item_port.connect(sqr.seq_item_export);
            mon.mon_ap.connect(agt_ap);
        endfunction
    endclass
endpackage
```

#### 11) Coverage package:

```
package FIFO_coverage_pkg;
    import shared_pkg::*;
    import uvm_pkg::*;
   import FIFO seq item pkg::*;
   `include "uvm macros.svh"
    class FIFO_coverage extends uvm_component;
       `uvm_component_utils(FIFO_coverage)
       uvm_analysis_export #(FIFO_seq_item) cov_export;
       uvm tlm analysis fifo #(FIFO seq item) cov fifo;
       FIFO_seq_item cov_seq_item;
       covergroup write read cover;
                             coverpoint cov_seq_item.rst_n; //coverpoint for rst_n signal
           rst_cvg:
           write_enable_cvg: coverpoint cov_seq_item.wr_en; //coverpoint for write_en
signal
           read_enable_cvg : coverpoint cov_seq_item.rd_en;//coverpoint for read_en
signal
                             coverpoint cov_seq_item.full;//coverpoint for full flag
           full_cvg:
output
           empty_cvg:
                             coverpoint cov_seq_item.empty;//coverpoint for empty flag
output
           almost_full_cvg: coverpoint cov_seq_item.almostfull;
                                                                   //coverpoint for
almostfull flag output
           almost_empty_cvg: coverpoint cov_seq_item.almostempty;
                                                                   //coverpoint for
almostempty flag output
           write_ack_cvg:
                             coverpoint cov_seq_item.wr_ack;
                                                                   //coverpoint for
write_ack flag output
           overflow_cvg:
                             coverpoint cov_seq_item.overflow;
                                                                   //coverpoint for
overflow flag output
           underflow_cvg:
                            coverpoint cov_seq_item.underflow;
                                                                   //coverpoint for
underflow flag output
           write read full:
                                  cross
write_enable_cvg,read_enable_cvg,full_cvg{
rd_en , full
               //not important for full output if read_en = 1 (as full=1 may only when
wr_en=1)
               ignore bins full read en00 = binsof(read enable cvg) intersect {1} &&
binsof(full_cvg) intersect {1};
           write_read_empty:
                                  cross write_enable_cvg,read_enable_cvg,empty_cvg;//
cross between wr en , rd en ,empty
           write_read_almost_full: cross
write_enable_cvg,read_enable_cvg,almost_full_cvg;// cross between wr_en , rd_en ,
```

```
write read almostempty: cross
write_enable_cvg,read_enable_cvg,almost_empty_cvg; // cross between wr_en , rd_en ,
almostempty
           write read wr ack:
                                   cross
write_enable_cvg,read_enable_cvg,write_ack_cvg{
                                                         // cross between wr en , rd en
               //not important for wr ack output if write en = 0 (as wr ack=1 only when
wr en=1)
               ignore_bins wr_ack_wr_en00 = binsof(write_enable_cvg) intersect {0} &&
binsof(write_ack_cvg) intersect {1};
           write read overflow:
                                   cross
write enable cvg,read enable cvg,overflow cvg{
                                                          // cross between wr en , rd en
, overflow
               //not important for overflow output if write en = 0 (as overflow occurs
               ignore bins write overflow00 = binsof(write enable cvg) intersect {0} &&
binsof(overflow cvg) intersect {1};
            }
           write read underflow:
write_enable_cvg,read_enable_cvg,underflow_cvg{
, underflow
               //not important for underflow output if read en = 0 (as underflow occurs
only when rd en=1)
               ignore bins read underflow00 = binsof(read enable cvg) intersect {0} &&
binsof(underflow_cvg) intersect {1};
       endgroup
        function new(string name = "FIFO_coverage" , uvm_component parent = null);
           super.new(name,parent);
           write_read_cover = new();
        endfunction
        function void build_phase(uvm_phase phase);
           super.build phase(phase);
           cov_export = new("cov_export",this);
           cov_fifo = new("cov_fifo",this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect phase(phase);
           cov export.connect(cov fifo.analysis export);
       endfunction
        task run phase(uvm phase phase);
           super.run_phase(phase);
           forever begin
                cov_fifo.get(cov_seq_item);
               write_read_cover.sample();
           end
       endtask
```

#### 12) Scoreboard package:

```
package FIFO_scoreboard_pkg;
    import shared_pkg::*;
   import uvm_pkg::*;
    import FIFO_seq_item_pkg::*;
    `include "uvm macros.svh"
    class FIFO scoreboard extends uvm scoreboard;
    `uvm_component_utils(FIFO_scoreboard)
   uvm_analysis_export #(FIFO_seq_item) sb_export;
   uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
   FIFO_seq_item sb_seq_item;
   int correct_count = 0;
   int error_count = 0;
   // constructor
   function new(string name = "FIFO_scoreboard" , uvm_component parent = null);
        super.new(name,parent);
   endfunction
   //build_phase
    function void build phase(uvm phase phase);
        super.build_phase(phase);
        sb_export = new("sb_export",this);
        sb_fifo = new("sb_fifo",this);
   endfunction
   function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        sb_export.connect(sb_fifo.analysis_export);
   endfunction
   //run phase
   task run_phase(uvm_phase phase);
        super.run_phase(phase);
        forever begin
            sb_fifo.get(sb_seq_item);
            //checking
            if (sb_seq_item.data_out != sb_seq_item.data_out_ref
            || sb_seq_item.wr_ack != sb_seq_item.wr_ack_ref
```

```
|| sb_seq_item.overflow != sb_seq_item.overflow_ref
            || sb_seq_item.underflow != sb_seq_item.underflow_ref
            || sb seq item.full != sb seq item.full ref
            || sb_seq_item.empty != sb_seq_item.empty_ref
            || sb_seq_item.almostfull != sb_seq_item.almostfull_ref
            || sb_seq_item.almostempty != sb_seq_item.almostempty_ref) begin
                `uvm error("run phase" , $sformatf("comparison failed , transaction
recieved by the DUT: %0s\n , while the correct outputs: %0s "
                ,sb_seq_item.convert2string() , sb_seq_item.convert2string_ref()));
                error_count++;
           end
            else begin
                correct_count++;
           end
        end
   endtask
   // report_phase
   function void report_phase(uvm_phase phase);
        super.report_phase(phase);
        `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",
correct count), UVM MEDIUM)
        `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",
error count), UVM MEDIUM)
    endfunction
    endclass
endpackage
```

#### 13) Environment package:

```
package FIFO_env_pkg;
    import shared_pkg::*;
    import uvm_pkg::*;
    import FIFO_agent_pkg::*;
    import FIFO scoreboard pkg::*;
    import FIFO_coverage_pkg::*;
    `include "uvm macros.svh"
    class FIFO_env extends uvm_env;
        `uvm_component_utils(FIFO_env)
        FIFO_agent agt;
        FIFO_scoreboard sb;
        FIFO_coverage cov;
        // constructor
        function new(string name = "FIFO_env" , uvm_component parent = null);
            super.new(name,parent);
        endfunction
        //build phase
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            agt = FIFO_agent::type_id::create("agt",this);
            sb = FIF0_scoreboard::type_id::create("sb",this);
            cov = FIFO_coverage::type_id::create("cov",this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            agt.agt_ap.connect(sb.sb_export);
            agt.agt_ap.connect(cov.cov_export);
        endfunction
    endclass
endpackage
```

#### 14) Test package:

```
package FIFO test pkg;
    import uvm_pkg::*;
    import shared_pkg::*;
    import FIFO_env_pkg::*;
    import FIFO_read_only_sequence_pkg::*;
    import FIFO_write_only_sequence_pkg::*;
    import FIFO_read_write_sequence_pkg::*;
    import FIFO_rst_sequence_pkg::*;
    import FIFO_config_pkg::*;
    `include "uvm_macros.svh"
    class FIFO test extends uvm test;
        `uvm_component_utils(FIFO_test)
        FIFO env env;
        virtual FIFO interface FIFO vif;
        FIFO_config FIFO_cfg;
        FIFO_rst_sequence rst_seq;
        FIFO_read_only_sequence rd_seq;
        FIFO_write_only_sequence wr_seq;
        FIFO_read_write_sequence rd_wr_seq;
        //constructor
        function new(string name = "FIFO_test" ,uvm_component parent = null);
            super.new(name,parent);
        endfunction
        //build phase
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            env = FIFO_env::type_id::create("env",this);
            FIFO_cfg = FIFO_config::type_id::create("FIFO_cfg",this);
            rst_seq = FIFO_rst_sequence::type_id::create("rst_seq",this);
            rd_seq = FIFO_read_only_sequence::type_id::create("rd_seq",this);
            wr_seq = FIFO_write_only_sequence::type_id::create("wr_seq",this);
            rd_wr_seq = FIFO_read_write_sequence::type_id::create("rd wr seq",this);
            if (!uvm_config_db #(virtual FIFO_interface)::get(this , "" , "FIFO_IF" ,
FIFO_cfg.FIFO_vif)) begin
                `uvm_fatal("build_phase" , "Test - unable to get the virtual interface of
FIFO from uvm_config_db");
            uvm_config_db #(FIFO_config)::set(this , "*" , "CFG" , FIFO_cfg);
        endfunction
        task run_phase (uvm_phase phase);
```

```
super.run_phase(phase);
            phase.raise_objection(this);
            //reset seq
            `uvm_info("run_phase", "reset_asserted" , UVM_LOW)
            rst_seq.start(env.agt.sqr);
            `uvm_info("run_phase" , "reset_deasserted" , UVM_LOW)
           //write only sequence
            `uvm_info("run_phase", "stimulus generation started" , UVM LOW)
           wr_seq.start(env.agt.sqr);
            `uvm_info("run_phase", "stimulus generation ended" , UVM_LOW)
            `uvm_info("run_phase", "stimulus generation started" , UVM_LOW)
            rd_seq.start(env.agt.sqr);
            `uvm_info("run_phase", "stimulus generation ended" , UVM LOW)
            `uvm_info("run_phase", "stimulus generation started" , UVM LOW)
            rd_wr_seq.start(env.agt.sqr);
            `uvm_info("run_phase", "stimulus generation ended" , UVM_LOW)
            phase.drop_objection(this);
        endtask
    endclass
endpackage
```

#### ⇒ Top file:


```
import uvm_pkg::*;
import FIFO_test_pkg::*;
`include "uvm_macros.svh"
module FIFO_top ();
    logic clk;
    initial begin
        clk = 0;
        forever begin
            #1 clk = \simclk;
        end
    end
    FIFO_interface FIFO_if(clk);
    FIFO FIFO_DUT(FIFO_if);
    FIFO_golden ref_model(FIFO_if);
    bind FIFO FIFO_SVA FIFO_SVA_INST(FIFO_if);
    initial begin
        uvm_config_db #(virtual FIFO_interface)::set(null , "uvm_test_top" , "FIFO_IF" ,
FIFO_if);
        run_test("FIFO_test");
    end
endmodule
```

#### ⇒ Do file:

```
vlib work
vlog -f src_files.list +define+FIFO_Assertions +cover -covercells
vsim -voptargs=+acc work.FIFO_top -cover -classdebug -uvmcontrol=all
add wave /FIFO_top/FIFO_if/*
coverage save FIFO_tb.ucdb -onexit
run -all
```

# ⇒ Questasim snippets:


#### 1) Reset sequence:




```
Transcript =
  UVM_INFO FIFO_test.sv(51) @ 2: uvm_test_top [run_phase] reset_deasserted
  UVM_INFO FIFO_test.sv(54) @ 2: uvm_test_top [run_phase] stimulus generation started
  UVM_INFO FIFO_test.sv(56) @ 2002: uvm_test_top [run_phase] stimulus generation ended
  UVM_INFO FIFO_test.sv(59) @ 2002: uvm_test_top [run_phase] stimulus generation started
  UVM_INFO FIFO_test.sv(61) @ 4002: uvm_test_top [run_phase] stimulus generation ended
  UVM_INFO FIFO_test.sv(64) @ 4002: uvm_test_top [run_phase] stimulus generation started
  UVM_INFO FIFO_test.sv(66) @ 6002: uvm_test_top [run_phase] stimulus generation ended
  UVM_INFO verilog_src/uvm_1.1d/src/base/uvm_objection.swh(1267) @ 6002: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase UVM_INFO FIFO_scoreboard.sv(63) @ 6002: uvm_test_top.env.sb [report_phase] Total successful transactions: 3001
UVM_INFO FIFO_scoreboard.sv(64) @ 6002: uvm_test_top.env.sb [report_phase] Total failed transactions: 0
   --- UVM Report Summary ---
   ** Report counts by severity
  UVM_INFO: 14
UVM_WARNING:
  UVM_ERROR : 0
UVM_FATAL : 0
   ** Report counts by id
   [Questa UVM]
   [RNTST]
   [TEST_DONE]
   [report_phase]
   [run_phase]
   ** Note: $finish
                          : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
      Time: 6002 ns Iteration: 61 Instance: /FIFO_top
```

## 2) Write only sequence:

⇒ Write operation occurs successfully and wr\_ack = 1:




#### ⇒ Full and overflow are high:




## 3) Read only sequence:

⇒ Read operation occurs successfully:



#### ⇒ Empty and underflow are high:



# 4) Write read sequence:

<u></u>	Msgs													
	1'h1													
<b>⊥</b> - <b>♦</b> data_in	16'h5aaa	1515	a315		5012	5aaa		fe54		10e4		5ba1		44e
🔷 rst_n	1'h1						i i							
wr_en	1'h1													
🔷 rd_en	1'h0						ļ.,,							
<b>-</b>	16'h70bf	70bf							0b31					
wr_ack	1'h1					 								
🔷 overflow	1'h0					 	<u> </u>							
wr_ack_ref	1'h1					 	_							
overflow_ref	1'h0													
<b>≖</b> -♦ data_out_ref	16'h70bf	70bf							0b31					
💠 full	1'h0													
empty	1'h0					 								
🔷 almostfull	1'h0					 								
almostempty	1'h0					 								
🔷 underflow	1'h0					 								
full_ref	1'h0						<u> </u>							
<pre>     empty_ref </pre>	1'h0						<u> </u>							
almostfull_ref	1'h0						<u> </u>							
almostempty_ref	1'h0						<u> </u>							
underflow_ref	1'h0						<u> </u>							
<u>+</u> -→ wr_ptr	3'h3	2					3		4				5	
<b>∓-</b> -∳rd_ptr	3'h5	5					<u> </u>		6					
<b>∓</b> count	4'h6	5					6						7	
<b>⊑</b> -∳ mem	16'hd9f4 16'h14d		0b31 70bf db:	3f fe08 b14f	b2c7		d9f4 14db	0b31 70bf	d9f4 14db	0b31 70bf fe	54 5aaa b 14f	b2c7	d9f4 14db	0b31
<b></b>	16'hd9f4	d9f4					<u> </u>							
<b>±</b> - <b>→</b> [6]	16'h14db	14db												
<b>±</b> - <b>→</b> [5]	16'h0b31	0b31												
<b>±</b> - <b>→</b> [4]	16'h70bf	70bf											5ba1	
<b>±</b> - <b>→</b> [3]	16'hdb3f	db3f							fe54					
<b>±</b> - <b>→</b> [2]	16'h5aaa	fe08					5aaa							
<b>‡</b> - <b>♦</b> [1]	16'hb14f	b14f												
<u>+</u>	16'hb2c7	b2c7												

-	Msgs														
		_						_	_	1					
	1'h1 16'hc982	(0.400		. 4aae		1-700		12070	 V-002		5e3d		-7-4		0-10
+-→ data_in → rst_n	1h1	8408		4aae		e766		2079	c982		5e3d		e7ad		8e19
wr_en	1h1														
→ wi_eii	1'h1	l l													
∓-4 data_out	16'h6281	fe54			15ba1		144ef			6281		Ie900			
→ wr_ack	1h1	1634			JUAI		14461			0201		, 2900			
overflow	1'h0		1												
wr_ack_ref	1'h1														
overflow_ref	1'h0		1												
→ data out ref	16'h6281	fe54			, 5ba 1		144ef			6281		e900			
full	1'h0	ICJT			JUGI		11111			0201		(E300			
empty	1'h0														
→ almostfull	1'h0														
→ almostempty	1'h0														
underflow	1'h0														
∳ full_ref	1'h0									i					
empty_ref	1'h0														
almostfull_ref	1'h0														
almostempty_ref	1'h0														
underflow_ref	1'h0														
	3'h4	2	.3							4		5		6	
<b>-</b> → rd_ptr	3'h7	4			5		6			7		0			
<b>-</b> → count	4'h5	6	7		6		5							6	
—→ mem	16'he900 16'h628	e900 62	e900 6281	44ef 5ba1 fe	54 8408 d610	ec75				e900 6281	44ef 5ba1	e900 6281	44ef 5e3d	e900 6281	e7ad 5e3d c9
<b></b>	16'he900	e900													
<b>±</b> - <b>♦</b> [6]	16'h6281	6281													
<b></b>	16'h <del>44e</del> f	44ef												e7ad	
<u>+</u> <b>/</b> [4]	16'h5ba1	5ba1										5e3d			
<b>.</b>	16'hc982	fe54								c982					
<b>. . . .</b> [2]	16'h8408	5aaa	8408												
<b></b>	16'hd610	d610													
<b>₫-</b> - <b>/</b> [0]	16'hec75	ec75													

# ⇒ Code coverage:

#### 1) Statement:

```
Statements - by instance (/FIFO_top/FIFO_DUT)
FIFO.sv
             20 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
             22 wr ptr <= 0:
             23 FIFO_if.overflow <= 0; //fix: overflow signal should be zero at reset
            24 FIFO_if.wr_ack <= 0; //fix: write_ack signal should be zero at reset
             27 mem[wr_ptr] <= FIFO_if.data_in;
             28 FIFO if.wr ack <= 1;
             29 wr ptr <= wr ptr + 1;
             30 FIFO_if.overflow <= 0; //fix: due to FIFO is not full , so overflow should be zero
             33 FIFO_if.wr_ack <= 0;
             35 FIFO if.overflow <= 1;
             37 FIFO_if.overflow <= 0;
             42 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
             44 rd ptr <= 0;
             45 FIFO_if.underflow <= 0;  //fix: underflow signal should be zero at reset 46 FIFO_if.data_out <= 0;  //fix: dataout signal should be zero at reset
             49 FIFO_if.data_out <= mem[rd_ptr];</pre>
             50 rd ptr <= rd ptr + 1;
             51 FIFO_if.underflow <= 0;
                                            //fix: due to FIFO is not empty , so underflow should be zero
             56 FIFO_if.underflow <= 1;
                                           //fix
//fix
             59 FIFO if.underflow <= 0;
             64 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
             66 count <= 0;
             70 count <= count-1; //fix: when both wr_en and rd_en are high , and full=1 , only read operation will occur
             73 count <= count+1; //fix: when both wr_en and rd_en are high , and empty=1 , only write operation will occur
             76 count <= count; //fix: when both wr_en and rd_en are high , and both empty=0 and full=0 , both operations (read,write) will occur
             79 count <= count + 1;
             81 count <= count - 1;
             85 assign FIFO_if.full = (count == FIFO_DEPTH)? 1 : 0;
             86 assign FIFO_if.empty = (count == 0)? 1 : 0;
             87 assign FIFO_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //fix : almostfull signal is high when count=FIFO_DEPTH-1 not FIFO_DEPTH-2
             88 assign FIFO_if.almostempty = (count == 1)? 1 : 0;
#- FIFO_top.sv
```

```
Statement Coverage:

Enabled Coverage

Statements

Bins Hits Misses Coverage

-----

Statements

31 31 0 100.00%
```

### 2) Branch:

```
FIFO.sv
      21 ii

26 e

32 ei

33 e

43 ii

48 ei

55 ii

58 ei

72 ei

77 ei

78 e
                                         21 if (!FIFO_if.rst_n) begin
                                         26 else if (FIFO_if.wr_en && count < FIFO_DEPTH) begin
                                         32 else begin
                                         34 if (FIFO_if.full && FIFO_if.wr_en)
                                        36 else
                                         43 if (!FIFO_if.rst_n) begin
                                         48 else if (FIFO_if.rd_en && count != 0) begin
                                         54 else begin //fix : underflow output is sequential output not combinational
                                         55 if (FIFO_if.rd_en && FIFO_if.empty) begin
                                         58 else begin
                                         65 if (!FIFO_if.rst_n) begin
                                          68 else begin
                                         69 if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'bll) && FIFO_if.full) begin
                                        72 else if (([FIFO_if.wr_en, FIFO_if.rd_en] == 2'bll) && FIFO_if.empty) begin //fix
75 else if (([FIFO_if.wr_en, FIFO_if.rd_en] == 2'bll) && !FIFO_if.full && !FIFO_if.empty) begin //fix
                                        78 else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'bl0) 66 !FIFO_if.full) 80 else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b01) 66 !FIFO_if.empty)
                                         85 assign FIFO_if.full = (count == FIFO_DEPTH)? 1 : 0;
                                         86 assign FIFO_if.empty = (count == 0)? 1 : 0;
                                         87 assign FIFO_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //fix : almostfull signal is high when count=FIFO_DEPTH-1 not FIFO_DEPTH-2
                                         88 assign FIFO_if.almostempty = (count == 1)? 1 : 0;
```

## 3) Toggle:

```
☐ sim:/FIFO_top/FIFO_if

√ almostempty

√ almostempty_ref

√ almostfull

√ almostfull_ref

   -√ clk
  data_in_
  ± ✓ data_out
  ±√ data_out_ref

√ empty

√ empty_ref

   √ full
   ✓ full_ref
    ✓ overflow


✓ overflow_ref


    √ rd_en
    √ rst_n

√ underflow


√ underflow_ref

    √ wr_ack
    √ wr_ack_ref
   √ wr_en
```





# ⇒ Functional coverage:



# **⇒** Assertions:

	/FIFO_read_write_sequence_pkg::FIFO_read_write_sequence::body/#ublk#25493047#17/mmed26	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())
	/FIFO_vrite_only_sequence_pkg::FIFO_vrite_only_sequence::body/#ublk#39281767#17/mmed26	Immediate	SVA	on	0	1	-	-	-		off	assert (randomize())
	/FIFO_read_only_sequence_pkg::FIFO_read_only_sequence::body/#ublk#18055399#17/immed26	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())
	▲ /FIFO_top/FIFO_DUT/FIFO_SVA_INST/reset_ass	Immediate	SVA	on	0	1		-		-	off	assert (IFIFO_DUT.count&IFIFO_D 🗸
-10	→ A /FIFO_top/FIFO_DUT/FIFO_SVA_INST/full_ass	Immediate	SVA	on	0	1	-				off	assert (FIFO_if.full==(FIFO_DUT.c 🗸
- 1	▲ /FIFO_top/FIFO_DUT/FIFO_SVA_INST/empty_ass	Immediate	SVA	on	0	1		-			off	assert (FIFO_if.empty==(FIFO_DU 🗸
-10		Immediate	SVA	on	0	1	-	-			off	assert (FIFO_if.almostfull==(FIFO
- 1	▲ /FIFO_top/FIFO_DUT/FIFO_SVA_INST/almost_empty_ass	Immediate	SVA	on	0	1		-	-	-	off	assert (FIFO_if.almostempty==(FI
-10		Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis 🗸
-18		Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis 🗸
-18	→ A /FIFO top/FIFO DUT/FIFO SVA INST/almostfull from full assert	Concurrent	SVA	on	0	1	-	08	0B	0 ns	0 off	assert( @(posedge FIFO_if.clk) dis 🗸
	→	Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert( @(posedge FIFO_if.clk) dis 🗸
	→ A /FIFO top/FIFO DUT/FIFO SVA INST/empty inactive assert	Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis 🗸
	▶ A /FIFO top/FIFO DUT/FIFO SVA INST/empty from almostempty assert	Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert(@(posedge FIFO if.clk) dis
	* /FIFO top/FIFO DUT/FIFO SVA INST/almsotempty inactive assert	Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis
-18	* /FIFO_top/FIFO_DUT/FIFO_SVA_INST/almsotempty_from_empty_assert	Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis
Hi		Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis
Hi		Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis
-18		Concurrent	SVA	on	0	1	-	08	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis 🗸
		Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert(@(posedge FIFO if.clk) dis
	→ A /FIFO_top/FIFO_DUT/FIFO_SVA_INST/wr_ptr_assert	Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert( @(posedge FIFO_if.clk) dis 🗸
	→ A /FIFO top/FIFO DUT/FIFO SVA INST/rd ptr assert	Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis 🗸
-18	→ A /FIFO top/FIFO DUT/FIFO SVA INST/count inc assert	Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert(@(posedge FIFO if.clk) dis
-18	→ A /FIFO top/FIFO DUT/FIFO SVA INST/count dec assert	Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis
	★	Concurrent	SVA	on	0	1		08	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis
-1'	<del></del>											· ·

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/full_inactive_cover	SVA	1	Off	5	1	Unlimi	1	100%		<b>-</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/full_after_almostfull_cover	SVA	1	Off	33	1	Unlimi	1	100%		<b>✓</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/almostfull_from_full_cover	SVA	1	Off	5	1	Unlimi	1	100%		· /	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/almostfull_inactive_cover	SVA	1	Off	9	1	Unlimi	1	100%		·/	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/empty_inactive_cover	SVA	1	Off	129	1	Unlimi	1	100%		<b>~</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/empty_from_almostempty_cover	SVA	1	Off	62	1	Unlimi	1	100%		<b>/</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/almsotempty_inactive_cover	SVA	1	Off	101	1	Unlimi	1	100%		<b>✓</b>	0	0	0 ns	: 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/almsotempty_from_empty_cover	SVA	1	Off	89	1	Unlimi	1	100%		<b>~</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/overflow_cover	SVA	1	Off	674	1	Unlimi	1	100%		<b>√</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/underflow_cover	SVA	1	Off	991	1	Unlimi	1	100%		<b>~</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/wr_ack_cover	SVA	1	Off	705	1	Unlimi	1	100%		<b>/</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/wr_ack_inactive_cover	SVA	1	Off	2054	1	Unlimi	1	100%		<b>√</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/wr_ptr_cover	SVA	1	Off	705	1	Unlimi	1	100%		<b>✓</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/rd_ptr_cover	SVA	1	Off	388	1	Unlimi	1	100%		<b>/</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/count_inc_cover	SVA	1	Off	471	1	Unlimi	1	100%		<b>✓</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/count_dec_cover	SVA	1	Off	192	1	Unlimi	1	100%		<b>~</b>	0	0	0 ns	. 0
/FIFO_top/FIFO_DUT/FIFO_SVA_INST/count_const_cover	SVA	1	Off	194	1	Unlimi	1	100%		<b>/</b>	0	0	0 ns	. 0

Assertion Coverage	::	22	22	0	100.00%
ASSERCIONS					
Name	File(Line)		F	ailure	Pass
			C	ount	Count
/FIFO_top/FIFO_DUT					
	FIFO_SVA.sv(1			0	1
/FIFO_top/FIFO_DUT					
	FIFO_SVA.sv(1			0	1
/FIFO_top/FIFO_DUT					_
/FTF0 +00/FTF0 PUT	FIFO_SVA.sv(1		255	0	1
/FIFO_top/FIFO_DUT		_	ass		
/FIFO top/FIFO DU	FIFO_SVA.sv(1			0	1
/FIFO_top/FIFO_DUT			y_ass		
(FIFO top (FIFO DUE	FIFO_SVA.sv(1			0	1
/FIFO_top/FIFO_DUT			.ve_asse		
/FIFO top/FIFO PUR	FIFO_SVA.sv(1		almac+6	0 ull asser	. 1
/FIFO_top/FIFO_DUT			almostf		
(FIFO top (FIFO DUT	FIFO_SVA.sv(1		fnom fr	0 11 assent	. 1
/FIFO_top/FIFO_DUT			Trom_tu	II_assert 0	
/FIFO +02/FIFO DIE	FIFO_SVA.sv(1		inactio		1
/FIFO_top/FIFO_DUT			_INACC1V	e_assert	
/ETEO top/ETEO DUE	FIFO_SVA.sv(1		ivo ass	ont	1
/FIFO_top/FIFO_DUT			.ive_ass	ert 0	1
/FIFO top/FIFO DUT	FIFO_SVA.sv(1		almosto		
711F0_COD7F1F0_D01	FIFO_SVA_INST/E		ariilos Le	mpry_asse 0	rt 1
/FIFO top/FIFO DUT	_ ,		inacti		
/11F0_top/F1F0_b01	FIFO_SVA_INST/2		_Inact1	ve_assert 0	1
/FIFO_top/FIFO_DUT			from		
/ 11 0_cop/11 10_bb1	FIFO SVA_SV(1		_,, oe	mpcy_asse	1
/FIFO top/FIFO DUT	_ ,		sert		
/ 1170_top/F170_b01	FIFO_SVA_INST/C		Serc	0	1
/FIFO_top/FIFO_DUT			ssert		
71110_top711F0_b01	FIFO_SVA_INST/t		.5501 0	0	1
/FIFO top/FIFO DUT			nt		
	FIFO SVA.sv(1			0	1
/FIFO_top/FIFO_DUT			tive as		
71110_20B71110_B81	FIFO_SVA.sv(1		cive_as	9	1
/FIFO_top/FIFO_DUT			rt		
/ 110_cop/1170_b01	FIFO SVA.sv(1			0	1
/FIFO_top/FIFO_DUT			rt		
1110_0071110_001	FIFO_SVA.sv(1			9	1
/FIFO_top/FIFO_DUT			ssert		
	FIFO SVA.sv(1			0	1
/FIFO top/FIFO DUT			ssert		
1 1 5 2 5 5 7 1 1 5 2 5 5 1	FIFO_SVA.sv(1			0	1
	1110_3VA:5V(1	10)		•	1