FIFO Verification Project

⇒ Verification plan:

Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
FIFO_1	When the reset is asserted, all outputs should be low except empty flag is high	Directed at the start of the simulation, then randomized with a constraint that make reset is off at most of simulation time		using immediate assertion to check the functionality of asynchronous reset , also using golden model
FIFO_2	checking when reset is disabled and write enable is high and full flag is low , write operation should be occured and write acknowldege rises , then write pointer is incremented	Randomized with constraint that write enable is high at 70% of simulation time and low at 30% of simulation time by default	cover the cases at which write enable is high and low and cover all cases between write enable, read enable, and write_ack ignoring the case at which write_en is low and write_ack is high (as write_ack is high only when write_en is high)	using concurrent assertion (wr_ack_ass property and wr_pt_ass property) to check the functionality of write operation and also using golden model
FIFO_3	checking when reset is disabled and write enable is low or full flag is high, write operation shouldn't be occured and write acknowldege will be low, then write pointer is remained constant	Randomized with constraint that write enable is high at 70% of simulation time and low at 30% of simulation time by default		using concurrent assertion (wr_ack_ass property and wr_ptr_ass property) to check that write acknowledge is low and write pointer isn't incremented as write operation isn't occurred and also using golden model
FIFO_4	checking overflow flag that when reset is disabled , if full flag is asserted and write enable is also asserted , then overflow flag should be high	Randomized	cover the cases by cross covering between write enable , read enable , and overflow flag ignoring the case at which write_en is low and overflow is high as it isn't important (as overflow may occur only when write_en is high)	enable are high, and also using golden model
FIFO_5	checking full flag that when reset is disabled, if count reached the FIFO depth (8), then full flag should be high and no write operation can be occurred until read operation is occurred	Randomized	cover the cases by cross covering between write enable , read enable , and full flag ignoring the case at which read_en is high and full is high as it isn't important (as full flag may occur only when write en is high)	using immediate assertion to check that full is high when count reached FIFO depth(8) , and also using golden model
FIFO_6	checking almostfull flag that when reset is disabled, if count reached the FIFO depth-1 (7), then almostfull flag should be high and only one write operation can be occurred	Randomized	cover the cases by cross covering between write enable , read enable , and almostfull flag	using immediate assertion to check that almostfull is high when count reached FIFO depth-1(7) , and also using golden model
FIFO_7	checking when reset is disabled and read enable is high and empty flag is low , read operation should be occured and dataout takes the read value , then read pointer is incremented	Randomized with constraint that write enable is high at 30% of simulation time and low at 70% of simulation time by default		using concurrent assertion (rd_ptr_ass property)to check the functionality of read operation and also using golden model
FIFO_8	checking underflow flag that when reset is disabled , if empty flag is asserted and read enable is also asserted , then underflow flag should be high	Randomized	cover the cases by cross covering between write enable , read enable , and underflow flag ignoring the case at which read_en is low and underflow is high as it isn't important (as underflow may occur only when read_en is high)	using concurrent assertion (underflow_ass property) to check that underflow is high when both empty flag and read enable are high , and also using golden model
FIFO_9	checking empty flag that when reset is disabled, if count reached zero, then empty flag should be high and no read operation can be occurred until write operation is occurred	Randomized	cover the cases by cross covering between write enable , read enable , and empty flag	,

FIFO_10	checking almostempty flag that when reset is disabled, if count reached zero, then almostempty flag should be high and only one read operation can be occurred	Randomized	cover the cases by cross covering between write enable , read enable , and almostempty flag	using immediate assertion to check that almostempty is high when count = 1 , and also using golden model
FIFO_11	check that when reset is disabled ,the count is incremented when write opertaion is occured	Randomization	1	using concurrent assertion (count_inc_ass property) to check that count is incremented when write opertaion is occured
FIFO_12	check that when reset is disabled ,the count is decremented when read opertaion is occured	Randomization	-	using concurrent assertion (count_dec_ass property) to check that count is decremented when read opertaion is occured
FIFO_13	check that when reset is disabled ,the count remains constant when write opertaion and read operation are occured at the same time	Randomization	-	using concurrent assertion (count_const_ass property) to check that count is constant when write opertaion and read operation are occured at the same time

⇒ <u>Design before debugging:</u>

```
module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty,
wr_ack, overflow, underflow, data_out);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
input [FIFO_WIDTH-1:0] data_in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output reg wr_ack, overflow;
output full, empty, almostfull, almostempty, underflow;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr_ptr <= 0;
    end
    else if (wr_en && count < FIFO_DEPTH) begin</pre>
        mem[wr_ptr] <= data_in;</pre>
        wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
    else begin
        wr_ack <= 0;
        if (full & wr_en)
            overflow <= 1;</pre>
        else
            overflow <= 0;</pre>
    end
end
```

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rd_ptr <= 0;
    else if (rd_en && count != 0) begin
        data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;</pre>
    else begin
        if (({wr_en, rd_en} == 2'b10) && !full)
            count <= count + 1;</pre>
        else if ( ({wr_en, rd_en} == 2'b01) && !empty)
            count <= count - 1;</pre>
assign full = (count == FIFO DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign underflow = (empty && rd_en)? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;
endmodule
```

⇒ <u>Design after debugging:</u>

```
module FIFO(FIFO interface.DUT FIFO if);
    localparam max fifo addr = $clog2(FIFO if.FIFO DEPTH);
   reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
    reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
   reg [max_fifo_addr:0] count;
   // write operation
    always @(posedge FIFO if.clk or negedge FIFO if.rst n) begin
        if (!FIFO_if.rst_n) begin
            wr ptr <= 0;
            FIFO_if.overflow <= 0; //fix: overflow signal should be zero at reset
            FIFO_if.wr_ack <= 0; //fix: write_ack signal should be zero at reset
        else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
            mem[wr ptr] <= FIFO if.data in;</pre>
            FIFO_if.wr_ack <= 1;</pre>
            wr ptr <= wr ptr + 1;
            FIFO if.overflow <= 0; //fix: due to FIFO is not full , so overflow should be
zero
        end
        else begin
            FIFO if.wr ack <= 0;
            if (FIFO if.full && FIFO if.wr en)
                FIFO_if.overflow <= 1;</pre>
            else
                FIFO_if.overflow <= 0;</pre>
        end
    end
   // read operation
    always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
        if (!FIFO_if.rst_n) begin
            rd_ptr <= 0;
            FIFO_if.underflow <= 0; //fix: underflow signal should be zero at reset
            FIFO if.data out <= 0; //fix: dataout signal should be zero at reset
        end
        else if (FIFO if.rd en && count != 0) begin
            FIFO_if.data_out <= mem[rd_ptr];</pre>
            rd_ptr <= rd_ptr + 1;
            FIFO if.underflow <= 0; //fix: due to FIFO is not empty , so underflow
should be zero
       end
        else begin //fix : underflow output is sequential output not combinational
            if (FIFO if.rd en && FIFO if.empty) begin
```

```
FIFO if.underflow <= 1;</pre>
                                               //fix
            end
            else begin
                FIFO if.underflow <= 0;</pre>
                                               //fix
            end
        end
    end
    always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
        if (!FIFO if.rst n) begin
            count <= 0;</pre>
        end
        else begin
            if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.full) begin
                    count <= count-1; //fix: when both wr en and rd en are high , and</pre>
full=1, only read operation will occur
            else if (({FIFO if.wr en, FIFO if.rd en} == 2'b11) && FIFO if.empty)
begin //fix
                    count <= count+1; //fix: when both wr en and rd en are high , and</pre>
empty=1 , only write operation will occur
            end
            else if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && !FIFO_if.full &&
!FIFO_if.empty) begin //fix
                    count <= count; //fix: when both wr en and rd en are high , and both</pre>
empty=0 and full=0 , both operations (read,write) will occur
            else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b10) && !FIFO_if.full)
                count <= count + 1;</pre>
            else if (({FIFO if.wr en, FIFO if.rd en} == 2'b01) && !FIFO if.empty)
                count <= count - 1;</pre>
        end
    end
    assign FIFO if.full = (count == FIFO if.FIFO DEPTH)? 1 : 0;
    assign FIFO if.empty = (count == 0)? 1 : 0;
    assign FIFO if.almostfull = (count == FIFO if.FIFO DEPTH-1)? 1 : 0; //fix : almostfull
signal is high when count=FIFO DEPTH-1 not FIFO DEPTH-2
    assign FIFO if.almostempty = (count == 1)? 1 : 0;
    `ifdef SIM
    //immediate assertions (combinational outputs)
    always comb begin
        if(!FIFO_if.rst_n) begin
            reset ass: assert final((!count) && (!rd ptr) && (!wr ptr))
            else $display("at time: %t , reset fails",$time);
        end
```

```
assert final(FIFO if.full == (count == FIFO if.FIFO DEPTH)? 1 :
       full ass:
0)
        else $display("at time: %t , full fails",$time);
                        assert final(FIFO if.empty == (count == 0)? 1 :
        empty ass:
                       else $display("at time: %t , empty fails",$time);
0)
       almostfull ass: assert final(FIFO if.almostfull == (count == FIFO if.FIFO DEPTH-
               else $display("at time: %t , almost full fails",$time);
1)? 1:0)
       almost empty ass: assert final(FIFO if.almostempty == (count == 1)? 1 : 0
                else $display("at time: %t , almost empty fails",$time);
   end
   //concurrent assertions (sequential outputs)
   property overflow ass;
       @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.full && FIFO if.wr en)
|=> FIFO if.overflow;
   endproperty
   property underflow ass;
       @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (FIFO if.empty &&
FIFO if.rd en) |=> FIFO if.underflow;
   endproperty
   property wr ack ass;
       @(posedge FIFO if.clk) disable iff(!FIFO if.rst n) (!FIFO if.full &&
FIFO if.wr en) |=> FIFO if.wr ack;
   endproperty
   property wr ptr ass;
       @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (!FIFO_if.full &&
FIFO_if.wr_en) |=> wr_ptr == $past(wr_ptr) + 1'b1;
    endproperty
   property rd_ptr_ass;
       @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (!FIFO_if.empty &&
FIFO if.rd en) |=> rd ptr == $past(rd ptr) + 1'b1;
   endproperty
   property count inc ass;
       @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.full
&& !FIFO if.rd en) |=> count == $past(count) + 1'b1;
   endproperty
   property count dec ass;
       @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (!FIFO_if.wr_en &&
FIFO if.rd en && !FIFO if.empty) |=> count == $past(count) - 1'b1;
   endproperty
   property count const ass;
       @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && FIFO_if.rd_en
&& !FIFO if.empty && !FIFO if.full) |=> count == $past(count);
   endproperty
```

```
overflow assert: assert property(overflow ass) else $display("at time %t : overflow
Fails",$time);
    underflow assert: assert property(underflow ass) else $display("at time %t : underflow
Fails",$time);
    wr_ack_assert: assert property(wr_ack_ass) else $display("at time %t : write ack
Fails",$time);
   wr ptr assert: assert property(wr ptr ass) else $display("at time %t : write pointer
Fails",$time);
    rd ptr assert: assert property(rd ptr ass) else $display("at time %t : read pointer
Fails",$time);
    count_inc_assert: assert property(count_inc_ass) else $display("at time %t : counter
increment Fails",$time);
    count_dec_assert: assert property(count_dec_ass) else $display("at time %t : counter
decrement Fails",$time);
    count_const_assert: assert property(count_const_ass) else $display("at time %t :
counter const Fails",$time);
   overflow cover: cover property (overflow ass);
   underflow cover: cover property (underflow ass);
   wr ack cover: cover property (wr_ack_ass);
   wr_ptr_cover: cover property (wr_ptr_ass);
   rd_ptr_cover: cover property (rd_ptr_ass);
   count inc cover: cover property (count inc ass);
   count dec cover: cover property (count dec ass);
    count_const_cover: cover property (count_const_ass);
endmodule
```

⇒ Interface:

```
interface FIFO interface(clk);
   input clk;
   parameter FIFO WIDTH = 16;
   parameter FIFO_DEPTH = 8;
   logic [FIFO_WIDTH-1:0] data_in;
   logic rst_n, wr_en, rd_en;
   logic [FIFO_WIDTH-1:0] data_out;
   logic wr ack, overflow;
   logic full, empty, almostfull, almostempty, underflow;
   modport DUT (input data_in, wr_en, rd_en, clk, rst_n , output full, empty, almostfull,
almostempty, wr_ack, overflow, underflow, data_out);
   modport TEST (input clk,full, empty, almostfull, almostempty, wr_ack, overflow,
underflow, data_out ,output data_in, wr_en, rd_en, rst_n);
    modport MONITOR (input data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull,
almostempty, wr_ack, overflow, underflow, data_out);
endinterface //FIFO interface
```

⇒ Transaction package code:

```
package FIFO_transaction_pkg;
    class FIFO_transaction;
        parameter FIFO WIDTH = 16;
        parameter FIFO_DEPTH = 8;
        rand logic [FIFO_WIDTH-1:0] data_in;
        rand logic rst_n, wr_en, rd_en;
        logic [FIFO_WIDTH-1:0] data_out;
        logic wr_ack, overflow;
        logic full, empty, almostfull, almostempty, underflow;
        int RD EN ON DIST;
        int WR_EN_ON_DIST;
        constraint reset c {
            rst_n dist {1:=96 , 0:=4};
        constraint wr_en_c {
            wr_en dist {1:= WR_EN_ON_DIST , 0:= 100-WR_EN_ON_DIST};
        constraint rd en c {
            rd_en dist {1:= RD_EN_ON_DIST , 0:= 100-RD_EN_ON_DIST};
        function new(input int WR_EN_ON_DIST = 70 , RD_EN_ON_DIST = 30);
            this.RD EN ON DIST = RD EN ON DIST;
            this.WR_EN_ON_DIST = WR_EN_ON_DIST;
        endfunction
    endclass
endpackage
```

⇒ Shared package:

```
package shared_pkg;
  int error_count = 0;
  int correct_count = 0;
  bit test_finished = 0;
endpackage
```

⇒ Testbench code:

```
import shared_pkg::*;
import FIFO_transaction_pkg::*;
import FIFO_coverage_pkg::*;
import FIFO_scoreboard_pkg::*;
module FIFO tb (FIFO interface.TEST FIFO if);
    parameter FIFO_WIDTH = FIFO_if.FIFO_DEPTH;
    parameter FIFO_DEPTH = FIFO_if.FIFO_WIDTH;
    // create object
    FIFO transaction tr obj = new();
    initial begin
        FIFO if.rst n = 0;
        FIFO_if.wr_en = 1;
        FIFO if.rd en = 0;
        FIFO_if.data_in = 5;
        @(negedge FIFO_if.clk);
        #0;
        for (int i = 0; i < 1000 ; i++) begin
            assert(tr_obj.randomize());
            FIFO_if.rst_n = tr_obj.rst_n;
            FIFO_if.wr_en = tr_obj.wr_en;
            FIFO_if.rd_en = tr_obj.rd_en;
            FIFO_if.data_in = tr_obj.data_in;
            @(negedge FIFO_if.clk);
        end
        test finished = 1;
        #1;
    end
endmodule
```

⇒ Coverage package:

```
package FIFO_coverage_pkg;
   import FIFO_transaction_pkg::*;
   class FIFO coverage;
       FIFO_transaction F_cvg_txn = new();
       covergroup write read cover;
          write_enable_cvg: coverpoint F_cvg_txn.wr_en;
                                                           //coverpoint for
write_en signal
          read enable cvg : coverpoint F cvg txn.rd en;
                                                            //coverpoint for
read_en signal
          full cvg:
                           coverpoint F cvg txn.full;
                                                            //coverpoint for full
flag output
                                                            //coverpoint for empty
          empty_cvg: coverpoint F_cvg_txn.empty;
flag output
          almost_full_cvg: coverpoint F_cvg_txn.almostfull;
                                                            //coverpoint for
almostfull flag output
          almost_empty_cvg: coverpoint F_cvg_txn.almostempty;
                                                            //coverpoint for
almostempty flag output
          write_ack_cvg:
                           coverpoint F_cvg_txn.wr_ack;
                                                            //coverpoint for
write_ack flag output
          overflow cvg: coverpoint F cvg txn.overflow;
                                                            //coverpoint for
overflow flag output
          underflow_cvg:
                                                            //coverpoint for
                           coverpoint F cvg txn.underflow;
underflow flag output
          write read full:
                                cross
write_enable_cvg,read_enable_cvg,full_cvg{
                                                        // cross between wr en ,
rd en , full
              //not important for full output if write_en = 1 (as full=1 may only when
wr en=1)
              ignore bins full read en00 = binsof(read enable cvg) intersect {1} &&
binsof(full_cvg) intersect {1};
          write read empty:
                                cross
write_enable_cvg,read_enable_cvg,empty_cvg;
empty
          write read almost full: cross
almostfull
          write read almostempty: cross
write_enable_cvg,read_enable_cvg,almost_empty_cvg; // cross between wr_en , rd_en ,
almostempty
          write read wr ack:
                                cross
write_enable_cvg,read_enable_cvg,write_ack_cvg{
 wr ack
```

```
//not important for wr_ack output if write_en = 0 (as wr_ack=1 only when
                ignore bins wr ack wr en00 = binsof(write enable cvg) intersect {0} &&
binsof(write_ack_cvg) intersect {1};
           write read overflow:
                                    cross
write_enable_cvg,read_enable_cvg,overflow_cvg{
                                                          // cross between wr en , rd en
, overflow
               //not important for overflow output if write en = 0 (as overflow occurs
only when wr en=1)
                ignore bins write overflow00 = binsof(write enable cvg) intersect {0} &&
binsof(overflow cvg) intersect {1};
            }
            write read underflow:
                                    cross
write_enable_cvg,read_enable_cvg,underflow_cvg{
, underflow
                //not important for underflow output if read_en = 0 (as underflow occurs
only when rd en=1)
                ignore_bins read_underflow00 = binsof(read_enable_cvg) intersect {0} &&
binsof(underflow_cvg) intersect {1};
       endgroup
       function void sample_data(input FIFO_transaction F_txn);
            this.F_cvg_txn = F_txn;
            this.write_read_cover.sample();    //sampling the covergroup
       endfunction
       function new();
            write_read_cover = new();
       endfunction
    endclass
endpackage
```

⇒ Scoreboard package:

```
package FIFO scoreboard pkg;
    import FIFO_transaction_pkg::*;
    import shared pkg::*;
    class FIFO scoreboard;
        //parameters
        parameter FIFO WIDTH = 16;
        parameter FIFO_DEPTH = 8;
        localparam max fifo addr = $clog2(FIFO DEPTH);
        //internal signal
       logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
        logic [max fifo addr-1:0] wr ptr, rd ptr;
        logic [max_fifo_addr:0] count;
        // refernce output
        logic[FIFO_WIDTH-1:0] data_out_ref;
        logic wr ack ref, overflow ref;
        logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
        function void check data(FIFO transaction checked data obj);
            reference_model(checked_data_obj);
            if (data out ref != checked data obj.data out || wr ack ref !=
checked_data_obj.wr_ack || overflow_ref != checked_data_obj.overflow ||
            full_ref != checked_data_obj.full || empty_ref != checked_data_obj.empty ||
almostfull ref != checked data obj.almostfull ||
            almostempty_ref != checked_data_obj.almostempty || underflow ref !=
checked data obj.underflow) begin
                $display("at time: %0t Error, Incorrect FIFO",$time);
                error count++;
            end
            else begin
                correct_count++;
            end
        endfunction
        function void reference model(FIFO transaction golden model obj);
            // write operation
            if (!golden model obj.rst n) begin
                wr_ptr = 0;
                overflow ref = 0;
                wr ack ref = 0;
            else if (golden model obj.wr en && !full ref) begin
                mem[wr_ptr] = golden_model_obj.data_in;
                wr_ack_ref = 1;
                wr ptr = wr ptr + 1;
```

```
overflow_ref = 0;
            end
            else begin
                wr_ack_ref = 0;
                if (full_ref && golden_model_obj.wr_en) begin
                    overflow_ref = 1;
                end
                else begin
                    overflow_ref = 0;
                end
            end
            //read operation
            if (!golden_model_obj.rst_n) begin
                rd ptr = 0;
                underflow_ref = 0;
                data_out_ref = 0;
            end
            else if (golden_model_obj.rd_en && !empty_ref) begin
                data_out_ref = mem[rd_ptr];
                rd_ptr = rd_ptr + 1;
                underflow_ref = 0;
            end
            else begin
                if (golden_model_obj.rd_en && empty_ref) begin
                    underflow_ref = 1;
                end
                else begin
                    underflow ref = 0;
                end
            end
            // count calculation
        if (!golden_model_obj.rst_n) begin
            count = 0;
        end
        else begin
            if (({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b11) && full_ref)
begin //fix
                    count = count-1;
            end
            else if (({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b11) &&
empty_ref) begin //fix
                    count = count+1;
            end
            else if (({golden_model_obj.wr_en, golden_model_obj.rd_en} == 2'b11) &&
!full_ref && !empty_ref) begin //fix
                    count = count;
            end
```

⇒ Monitor:

```
import shared_pkg::*;
import FIFO_transaction_pkg::*;
import FIFO_scoreboard_pkg::*;
import FIFO_coverage_pkg::*;
module FIFO_monitor (FIFO_interface.MONITOR FIFO_if);
    FIFO_transaction tr_monitor = new();
   FIFO coverage cov monitor = new();
   FIFO_scoreboard score_monitor = new();
   initial begin
        forever begin
            @(negedge FIFO_if.clk);
            tr_monitor.rst_n = FIFO_if.rst_n;
            tr monitor.wr en = FIFO if.wr en;
            tr_monitor.rd_en = FIFO_if.rd_en;
            tr_monitor.data_in = FIFO_if.data_in;
            tr_monitor.data_out = FIFO_if.data_out;
            tr_monitor.wr_ack = FIFO_if.wr_ack;
            tr monitor.overflow = FIFO if.overflow;
            tr_monitor.full = FIFO_if.full;
            tr_monitor.empty = FIFO_if.empty;
            tr_monitor.almostfull = FIFO_if.almostfull;
            tr_monitor.almostempty = FIFO_if.almostempty;
            tr_monitor.underflow = FIFO_if.underflow;
            fork
                    cov_monitor.sample_data(tr_monitor);
                end
```

```
begin
           @(posedge FIFO_if.clk);
           score_monitor.check_data(tr_monitor);
        end
      join
      //ending simulation
      if (test finished == 1) begin
");
        ");
        Summary*****************************);
        $display("the design passed by %0d correct outputs and %0d errors
",correct_count,error_count);
        ");
        ");
        $stop;
      end
    end
  end
endmodule
```

⇒ <u>Top testbench:</u>

```
module FIFO_top ();
  bit clk;
  initial begin
     clk = 1;
     forever begin
        #1 clk = ~clk;

     end
  end

FIFO_interface FIFO_if(clk);
  FIFO_tb tb(FIFO_if);
  FIFO DUT(FIFO_if);
  FIFO_monitor MONITOR(FIFO_if);
endmodule
```


⇒ Do file:


```
vlib work
vlog +define+SIM +cover -covercells FIFO.sv FIFO_tb.sv FIFO_transaction_pkg.sv
FIFO_coverage_pkg.sv FIFO_scoreboard.sv FIFO_monitor.sv FIFO_interface.sv shared_pkg.sv
FIFO_top.sv
vsim -voptargs=+acc work.FIFO_top -cover
add wave *
add wave -position insertpoint sim:/FIFO_top/FIFO_if/*
add wave -position insertpoint \
sim:/FIFO top/DUT/mem \
sim:/FIFO top/DUT/wr ptr \
sim:/FIFO top/DUT/rd ptr \
sim:/FIFO_top/DUT/count
add wave -position insertpoint \
sim:/shared_pkg::error_count \
sim:/shared_pkg::correct_count \
sim:/shared pkg::test finished
coverage save FIFO_tb.ucdb -onexit
run -all
```

⇒ Detected bugs:


- 1) Almost full should be high when count = FIFO_DEPTH 1 not count = FIFO_DEPTH 2
- 2) Each of overflow, underflow, wr_ack, dataout signals should be zero at reset
- 3) We should give overflow signal zero when FIFO is not full and write operation is done successfully
- 4) We should give underflow signal zero when FIFO is not empty and read operation is done successfully
- 5) Underflow output is sequential output not combinational, so, it should be get from always block
- 6) At the always block of count internal signal we should take into consideration some uncovered cases:
 - a) When wr_en and rd_en are high together and full = 1 so, count should be decremented.
 - b) When wr_en and rd_en are high together and empty = 1 so, count should be incremented.
 - c) When wr_en and rd_en are high together and both full and empty flags are low so, count should remain constant.

Questasim snippets:





≙ 1 →	Msgs											
♦ dk	1'h1											
data_in data_in	16'hf9c8	9242	(f9c8		a134		6525		7409		01b5	
<pre> rst_n</pre>	1'h1			i								
wr_en	1'h0											
∳ rd_en	1'h1			i								
- - ∕ y data_out	16'hab 12	0d2d		ab 12								
√ wr_ack	1'h0											
overflow	1'h0											
∳ full	1'h0											
empty	1'h0											
💠 almostfull	1'h0											
almostempty	1'h0											
underflow	1'h0											
= — ∲ mem	16'hc0b7 16'he22	c0b7 e22f 924	2 e679 df9d ab 12 0d	l2d e482		c0b7 a 134 9242	e679 df9d ab 12 0d	2d e482				
	16'hc0b7	c0b7										
<u>+</u>	16'he22f	e22f				a134						
<u>↓</u> - ∲ [5]	16'h9242	9242										
<u></u>	16'he679	e679										
± - ∕ → [3]	16'hdf9d	df9d										
<u>+</u> -4 [2]	16'hab 12	ab12										
i i- ∕ → [1]	16'h0d2d	0d2d										
-	16'he482	e482										
ı ∕ wr_ptr	3'h6	6				7						
<mark>⊩-∕</mark> rd_ptr	3'h3	2		3								
<u>-</u>	4'h3	4		3		4						
-/-//shared_pkg::error_count	32'h00000000	00000000										
/shared_pkg::correct_count	32'h00000014	00000013		00000014		00000015		00000016		00000017		00000018
<pre>/shared_pkg::test_finished</pre>	1'h0											



⇒ Code coverage:

1) Statement:

```
Exceeded by the composition of t
```

```
Statement Coverage:

Enabled Coverage
Bins Hits Misses Coverage
Statements 32 32 0 100.00%
```

2) Branch:

```
Branches - by instance (/FIFO_top/DUT)
              19 if (!FIFO_if.rst_n) begin
             24 else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
             30 else begin
             32 if (FIFO_if.full && FIFO_if.wr_en)
             34 else
             41 if (!FIFO if.rst n) begin
              46 else if (FIFO_if.rd_en && count != 0) begin
              52 else begin //fix : underflow output is sequential output not combinational
              53 if (FIFO_if.rd_en && FIFO_if.empty) begin
              56 else begin
              63 if (!FIFO_if.rst_n) begin
              67 if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'bll) && FIFO_if.full) begin
              70 else if (([FIFO_if.wr_en, FIFO_if.rd_en] == 2'bll) && FIFO_if.empty) begin //fix
73 else if (([FIFO_if.wr_en, FIFO_if.rd_en] == 2'bll) && !FIFO_if.full && !FIFO_if.empty) begin //fix
              76 else if ( {{FIFO_if.wr_en, FIFO_if.rd_en} == 2'bl0} && !FIFO_if.full)
78 else if ( {{FIFO_if.wr_en, FIFO_if.rd_en} == 2'b0l) && !FIFO_if.empty)
              83 assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
84 assign FIFO_if.empty = (count == 0)? 1 : 0;
              85 assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1: 0; //fix: almostfull signal is high when count=FIFO_DEPTH-1 not FIFO_DEPTH-2
              86 assign FIFO_if.almostempty = (count == 1)? 1 : 0;
              94 if(!FIFO_if.rst_n) begin
                                    assert final (FIFO_if.full == (count == FIFO_if.FIFO_DEPTH)? 1 : 0) else $display("at time: %t , full fails", $time);
             98 full ass:
              98.1 FIFO_if.full == (count == FIFO_if.FIFO_DEPTH)? 1
                   98.2 : 0
    -Ez
             99 empty ass:
                                    assert final(FIFO if.empty == (count == 0)? 1 : 0)
                                                                                                                  else $display("at time: %t , empty fails", $time);
                    99.1 FIFO_if.empty == (count == 0)?
           100 almostfull_ass: assert final(FIFO_if.almostfull == (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0) else $display("at time: %t , almost full fails", $time);
     E
                   100.1 FIFO_if.almostfull == (count == FIFO_if.FIFO_DEPTH-1)? 1
                   100.2 : 0
   ⊟-E¤
            101 almost_empty_ass: assert final(FIFO_if.almostempty == (count == 1)? 1 : 0 )
                                                                                                                 else $display("at time: %t , almost empty fails", $time);
                   101.1 FIFO_if.almostempty == (count == 1)? 1
                   101.2 : 0
```

```
Branch Coverage:

Enabled Coverage
Bins Hits Misses Coverage
Branches


32 32 0 100.00%
```

Note: I have excluded the branches which make the assertion returns zero, as it is meaningless for the assertion to return zero (I always wants the assertion to return true)


3) Toggle:







⇒ Functional coverage:



DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/FIFO_top/DUT/overflow_cover	FIFO	Verilog	SVA	FIFO.sv(146)	219	Covered
/FIFO_top/DUT/underflow_cover	FIFO	Verilog	SVA	FIFO.sv(147)	16	Covered
/FIFO_top/DUT/wr_ack_cover	FIFO	Verilog	SVA	FIFO.sv(148)	452	Covered
/FIFO_top/DUT/wr_ptr_cover	FIFO	Verilog	SVA	FIFO.sv(149)	452	Covered
/FIFO_top/DUT/rd_ptr_cover	FIFO	Verilog	SVA	FIFO.sv(150)	272	Covered
/FIFO_top/DUT/count_inc_cover	FIFO	Verilog	SVA	FIFO.sv(151)	314	Covered
/FIFO_top/DUT/count_dec_cover	FIFO	Verilog	SVA	FIFO.sv(152)	79	Covered
/FIFO_top/DUT/count_const_cover	FIFO	Verilog	SVA	FIFO.sv(153)	126	Covered
=== Instance: /FIFO_coverage_pkg === Design Unit: work.FIFO_coverage_pkg						

Covergroup Coverage:

 Covergroups
 1
 na
 100.00%

 Coverpoints/Crosses
 16
 na
 na
 na

 Covergroup Bins
 66
 66
 0
 100.00%

⇒ Assertions:

FIFO_top/DUT/empty_ass Immediate SVA On 0 1	Name		Assertion Type	Language	Enable	Failure Count	Pass Count	Active Coun	Memory	Peak Memory	Peak Memory Time	Cumulative Threads ATV	Assertion Expression
FIFO_top/DUT/full_ass	<u></u> ▲ /F	IFO_top/tb/#anonblk#182146786#31#4#/#ublk#18214678	Immediate	SVA	on	0	1		-	-	-	off	assert (randomize())
FIFO_top DUT/empty_ass Immediate SVA On O 1	⊢ ▲ /F	IFO_top/DUT/reset_ass	Immediate	SVA	on	0	1	-	-	-	-	off	assert (!count&!rd_ptr&!wr_ptr)
FIFO_top DUT/almostfull_ass	<u>⊢</u> ▲ /F	IFO_top/DUT/full_ass	Immediate	SVA	on	0	1	-	-	-	-	off	assert (FIFO_if.full==(count==FIF.
FIFO_top DUT/almost_empty_ass Immediate SVA On O 1 - - - Off assert (FIFO_ifa,lmostempty==(i FIFO_top)DUT/outerflow_assert Concurrent SVA On O 1 - OB OB On Off assert (@(posedge FIFO_if.dk) Off A FIFO_top)DUT/outerflow_assert Concurrent SVA On O O Off OB OB On Off Off	⊢▲ /F	IFO_top/DUT/empty_ass	Immediate	SVA	on	0	1	-	-	-	-	off	assert (FIFO_if.empty==(count==.
FIFO_top DUT/count_inc_assert	⊢∆ /F	IFO_top/DUT/almostfull_ass	Immediate	SVA	on	0	1		-	-	-	off	assert (FIFO_if.almostfull==(count
A FIFO_top DUT/underflow_assert			Immediate	SVA	on	0	1		-	-	-	off	assert (FIFO_if.almostempty==(co
FIFO_top/DUT/wr_ack_assert	⊢ <u>▲</u> /F	IFO_top/DUT/overflow_assert	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.dk) dis.
FIFO_top/DUT/count_dec_assert	⊢ <u>▲</u> /F	IFO_top/DUT/underflow_assert	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis.
A FIFO_top DUT rd_ptr_assert	⊢ ∆ /F	IFO_top/DUT/wr_ack_assert	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) dis.
A FIFO_top/DUT/count_inc_assert Concurrent SVA on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 1 - 0B 0 ns 0 off assert(@(posedge FIFO_If.dk) on 0 0 off assert(@(posedge FIFO_If.dk) on 0 off assert(@(posedge	⊢ ∆ /F	IFO_top/DUT/wr_ptr_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.dk) dis.
🔏 (FIFO_top)DUT/count_dec_assert Concurrent SVA on 0 1 - 08 08 0 ns 0 off assert(@(posedge FIFO_if.dk) o	⊢ ∆ /F	IFO_top/DUT/rd_ptr_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.dk) dis.
	⊢ ∆ /F	IFO_top/DUT/count_inc_assert	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.dk) dis.
⊢A /FIFO top/DUT/count const assert Concurrent SVA on 0 1 - 0B 0B 0 ns 0 off assert(@(posedge FIFO if.dk) o	⊢ <u>▲</u> /F	IFO_top/DUT/count_dec_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.dk) dis.
	⊢_∆ /F	IFO_top/DUT/count_const_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.dk) dis.

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Induded	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	
▲ /FIFO_top/DUT/overflow_cover	SVA	1	Off	219	1	Unlimi	. 1	100%		-	0	0	0 ns	0	
/FIFO_top/DUT/underflow_cover	SVA	1	Off	16	1	Unlimi	1	100%		i 🗸	0	0	0 ns	0	
/FIFO_top/DUT/wr_ack_cover	SVA	1	Off	452	1	Unlimi	1	100%		I √	0	0	0 ns	0	
/FIFO_top/DUT/wr_ptr_cover	SVA	1	Off	452	1	Unlimi	1	100%		I 🗸	0	0	0 ns	0	
/FIFO_top/DUT/rd_ptr_cover	SVA	1	Off	272	1	Unlimi	1	100%		I √	0	0	0 ns	0	
/FIFO_top/DUT/count_inc_cover	SVA	1	Off	314	1	Unlimi	1	100%		I 🗸	0	0	0 ns	0	
/FIFO_top/DUT/count_dec_cover	SVA	1	Off	79	1	Unlimi	1	100%		I √	0	0	0 ns	0	
/FIFO_top/DUT/count_const_cover	SVA	1	Off	126	1	Unlimi	1	100%		I 🗸	0	0	0 ns	0	