

# Analog IC Design – Xschem and Master Micro Tools Lab

## 06

### Differential Amplifier




Figure :schematic

$$\gg RD = \frac{V_{OUT}}{ID} = \frac{VDD}{3*ID} = \frac{1.8}{3*20*10e-06} = 30 K\Omega$$

$$\gg V^* = \frac{1.82V_{RD}}{|A_V|} = 136.5 \text{ mV}$$

### SIZING OF M1, M2

ID	20u	?
Vstar	136.5m	?
ro	300k	?
VDS	0.9	?
VSB	0.3	?
Stack	1	?

	Name	TT-27.0
1	ID	20u
2	IG	N/A
3	L	350n
4	W	30.33u
5	VGS	940.4m
6	VDS	900m
7	VSB	300m
8	gm/ID	14.28
9	Vstar	140.1m

calculating the required CM input level

$$\triangleright v_{icm} (\text{required}) = VDD - VDS4 - VGS2 = 0.56 \text{ V}$$

### SIZING OF M3, M4




Figure 1: L VS V\*

$$\triangleright L3=L4=617.9 \text{ n}$$




Figure 2: W VS V\*

$$w_4 = 2 \times w_3 = 45.1\mu$$




Figure 3: area VS V\*

from ADT VDSat= 165.3 mV


$$V_{icm} (\text{MIN}) = V_{OUT} - V_{TH1} = 0.6 - 0.87 = -0.27 \text{ V}$$

$$V_{icm} (\text{MAX}) = V_{DD} - V_{DSat4} - V_{GS2} = 1.8 - 0.94 - 165.3 = 0.6947 \text{ V}$$

So

$$-0.27 < V_{icm} < 0.6947$$

## Part 2: Differential Amplifier Simulation:



1)OP simulation:

BSIM4v5: Berkeley Short Channel IGFET Model-4

device	m.x1.xm4.m0	m.x1.xm3.m0	m.x1.xm2.m0
model	pmos_3p3.13	pmos_3p3.13	pmos_3p3.12
id	3.84807e-05	2e-05	1.92404e-05
gm	0.000393227	0.000205061	0.000283025
gds	4.92826e-06	7.70177e-07	3.08792e-06
vgs	0.942092	0.942092	0.939237
vth	0.790303	0.79015	0.874307
vds	0.30076	0.942091	0.922024
vdsat	0.161631	0.161741	0.118024

BSIM4v5: Berkeley Short Channel IGFET Model-4

device	m.x1.xm1.m0
model	pmos_3p3.12
id	1.92404e-05
gm	0.000283025
gds	3.08792e-06
vgs	0.939237
vth	0.874307
vds	0.922026
vdsat	0.118024

Figure 4: dc op from simulation

All transistors [M0,M1,M2,M3] Work in **saturation**, because  $v_{ds} > v_{dsat}$

2)Diff small signal ccs:




Figure 5:  $v_{diff}$  vs freq ( linear scale)




Figure 6:  $v_{diff}$  vs freq ( in db )




Figure 7:  $\text{phase}(v_{diff})$  vs freq

Simulation:

```
gain_max = 7.770751e+00 at= 1.000000e+00  
bw = 5.676726e+06
```

Hand analysis:

$$\text{Gain} = \text{gian of CS} = gm \left( RD // \frac{1}{g_{ds2}} \right) = 7.77087$$
$$BW = \frac{1}{2\pi \times \left( RD // \frac{1}{g_{ds2}} \right) \times C_l} = 5.7966 \text{ MHZ}$$

- Compare the DC diff gain and BW with hand analysis in a table.

	GAIN	BW
FROM SIMULATION	7.77	5.78 MHZ
FROM HAND ANALYSIS	7.77	5.79 MHZ

### 3) CM small signal ccs:




Figure 8: VCM VS freq ( linear scale)




Figure 10: VCM VS freq ( in db )




Figure 9: phase ( VCM) VS freq

Simulation:

```
cmsgain = 5.493339e-02 at= 1.000000e+00
```

Hand analysis:

$$\text{Gain} = \text{gain of cs degenerated} = \frac{\text{gm}_2 \times \text{RD}}{1 + 2 \times \text{gm}_2 \times \text{gds}_4} = 7.33 \times 10^{-2}$$

Compare the DC CM gain with hand analysis in a table. Is it smaller than "1"? Why?

	GAIN
FROM SIMULATION	0.0549
FROM HAND ANALYSIS	0.0733

Yes, the DC Common-Mode Gain ( $A_{vcm}$ ) is less than 1. This is by design, because the tail current source provides degenerated high impedance that rejects common-mode signals.

**Justify the variation of  $A_{vcm}$  vs frequency.**

$A_{vcm}$  decreases with frequency.

At high frequency: gain drops due to CL loading and parasitic effects

**Plot  $A_{vd}/A_{vcm}$  in dB**




Figure 11: CMRR ( linear scale)




Figure 12: CMRR ( IN db)

AS shown from simulation: CMRR = 43.01 db


$$\text{Hand analysis: CMRR} = \frac{A_{\text{diff}}}{A_{\text{cm}}} = \frac{7.771}{0.5493} = 106 = 40.51\text{db}$$

	CMRR
FROM SIMULATION	43.01 db
FROM HAND ANALYSIS	40.51 db

Justify the variation of Avd/Avcm with frequency.

At low frequency, CMRR (Avd/Avcm) is high, because the tail current source provides high impedance (RSS), effectively rejecting common-mode signals.

At high frequency, CMRR decreases because the parasitic capacitance ( $C_p$ ) at the tail node bypasses RSS, reducing the impedance



#### 4) Diff large signal ccs:





Figure 14:(VODIFF vs VIDIFF) extreme +ve value




Figure 13:(VODIFF vs VIDIFF) extreme -ve value

### Hand analysis



$$\text{VODIFF (extreme +ve value)} = - \text{VODIFF (extreme -ve value)} = \text{ISS} \times \text{RD} = 1.2\text{V}$$

	VODIFF (extreme +ve value)	VODIFF (extreme -ve value)
FROM SIMULATION	1.181	-1.181
FROM HAND ANALYSIS	1.2	-1.2

5) CM large signal ccs (GBW vs Vcm):

$$\text{GBW\_vex\_max} = 44.43 \text{ M}$$

GBW VS VCM within 90% OF MAX GAIN



$$\begin{aligned} \text{vcm\_min} &= -4.30000\text{e-}01 \\ \text{vcm\_max} &= 8.100000\text{e-}01 \end{aligned}$$

	VCM_MIN	VCM_MAX
FROM SIMULATION	-0.43 V	0.81 V
FROM HAND ANALYSIS	-0.27 V	0.6947 V