

Ain shams university
Faculty of engineering
Computer engineering and software systems programs

Course: EDA (CSE215)

Project 3

Submitted by: Shehab Ahmed Hassan Kotb

Id: 16p6014

Email: shehabktob@gmail.com

Submitted to: Dr. Mohamed Dessouky Eng. Michael Hany

Table of Contents


| 2 |
|------|
| |
| 3 |
| 4 |
| 5 |
| e |
| 6 |
| 8 |
| 8 |
| 9 |
| . 10 |
| . 10 |
| |

1.0 Introduction

This document covers the Physical Synthesis portion of a Digital access control system, it's high level design & low-level synthesis was already covered in the previous documents.


The physical synthesis is achieved by using alliance tool such as ocp, nero, s2r; the output of these tool is detailed bellow.

2.0 Floor plan



3.0 Placement


Ocp netlist



.ioc file is found in the appendix.

4.0 routing

Nero netlist




5.0 post-layout verification


Log file are found in the appendix.

6.0 symbolic to real conversion

Unflattened layout



Flattened layout



Appendix

.ioc file

```
1  LEFT(
2  (IOPIN scanin.0);
3  (IOPIN day.0);
4  (IOPIN code(0).0);)
5  TOP (
6  (IOPIN code(1).0);
7  (IOPIN code(2).0);
8  (IOPIN code(3).0);)
9  RIGHT (
10  (IOPIN test.0);
11  (IOPIN reset.0);
12  BOTTOM (
13  (IOPIN door.0);
14  (IOPIN ck.0);
15  (IOPIN alarm.0);
16  (IOPIN scanout.0);)
```

Cougar log

```
0000 0
                         0.0
                                  000
                                         0000 0000
                                                       00000 00000
6
7
8
9
                                                      00 00 00 00 00
0 00 00 00 00
0 00000 00
                  00
                               00 00
                                         00
                                                 00
                                                                            000 00
                                     00 00
                  00
                              00
                                                  00
                                                                   00000
                  99
                                      9.9
                                          0.0
                                                  9.9
                              9.9
                                                                 00 00
00 00
                                      00 00
                                                 00
                                                       000
                  99
                              9.9
                                                                             00
                           0 00
                                      00
                                          00
                                                 00
                                                       00 00 00
000000 00 000
                   00
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
                    00
                           00 00
                                    00
                                           00
                                               000
                                            0000 00 0000 000 000 00 0000
0000 00 0000 000 0000
                                  000
                      9999
                                                        00000
                               Netlist extractor ... formerly Lynx
                         Alliance CAD System 5.0 20090901, cougar 1.21
                          Copyright (c) 1998-2019, ASIM/LIP6/UPMC
                          Author(s): Ludovic Jacomme and Gregoire Avot
                         Contributor(s): Picault Stephane
E-mail : alliance-users@asim.lip6.fr
          ---> Parse technological file ./techno/techno-035.rds
                 RDS_LAMBDA
                                     = 24
                RDS_UNIT
                                    = 80
                RDS_PHYSICAL_GRID = 2
MBK_SCALE_X = 10
          ---> Extract symbolic figure digicodea_b_l_scan
              ---> Translate Mbk -> Rds
              ---> Build windows
              <--- 72
              ---> Rectangles : 1177
                                  : ( -116, -116)
( 27116, 25116)
39
              ---> Figure size
40
41
42
              ---> Cut transistors
43
              ---> Build equis
45
              <--- 52
46
              ---> Delete windows
47
48
              ---> Build signals
              <--- 52
49
              ---> Build instances
50
51
              ---> Build transistors
52
53
54
55
56
57
58
              <--- 0
              ---> Save netlist
          <--- done !
          ---> Total extracted capacitance
          <--- 0.0pF
```

Lvx log

```
2
                         000000
                                    9999
                                           0000 0000
                                                    0000
 3
                          99
                                    00
                                           @
                                               00
                                                     0
4
                          ßВ
                                    00
                                           a
                                               @@ @
                                     00
                                          @
                                                 @@ @
5
                          00
                          00
                                     99
                                          0
                                                 00
                          00
                                     @@ @
                                                 00
8
                                      00 0
                                                 999
                          00
9
                          00
                                      000
                                                @ @@
10
                          00
                                       999
                                               0 00
                                 @
                                               @
                                                    0.0
                          ഉള
                                        @
12
                         9999999999
                                        @
                                              999
                                                  0000
13
14
                              Gate Netlist Comparator
15
16
                     Alliance CAD System 5.0 20090901, 1vx 1.4
                     Copyright (c) 1992-2019, ASIM/LIP6/UPMC
17
18
                     E-mail
                             : alliance-users@asim.lip6.fr
19
20
21
22
    ***** Loading and flattening digicodea b 1 scan (vst)...
23
   ***** Loading and flattening digicodea_b_l_scan (al)...
24
25
26
27
    ***** Compare Terminals .....
28
   ***** 0.K. (0 sec)
29
   **** Compare Instances ......
30
31
   ***** 0.K. (0 sec)
32
    **** Compare Connections .....
33
    ***** O.K. (0 sec)
34
35
36 ===== Terminals ..... 14
37 ===== Instances ...... 37
38
    ==== Connectors ..... 213
39
40
41
   ***** Netlists are Identical. ***** (0 sec)
42
43
```

Druc log

```
### Record | ### R
```

```
1
    #-----digicode-----#
2
    all: digicodea.vbe \
3
        digicodej.vbe \
4
5
        digicodem.vbe \
        digicodeo.vbe \
7
        digicoder.vbe \
8
        digicode_boom \
9
        digicode_boog \
10
        digicode_loon
            @echo "<-- Generated"</pre>
11
12
13
   all_vbe: digicodea.vbe \
14
            digicodej.vbe \
15
            digicodem.vbe \
16
            digicodeo.vbe \
            digicoder.vbe
17
               @echo "<-- Generated"</pre>
18
19
    #-----#
20
21
22
    vhd_to_fsm:
23
       rename .vhd .fsm *.vhd
24
25
    digicodea.vbe: digicode.fsm
26
        @echo " Encoding Synthesis -> digicodea.vbe"
27
        syf -CEV -a digicode
28
29
   digicodej.vbe: digicode.fsm
                Encoding Synthesis -> digicodej.vbe"
30
        @echo "
        syf -CEV -j digicode
31
32
33
    digicodem.vbe: digicode.fsm
        @echo " Encoding Synthesis -> digicodem.vbe"
34
35
        syf -CEV -m digicode
36
37
    digicodeo.vbe: digicode.fsm
        @echo " Encoding Synthesis -> digicodeo.vbe"
38
39
        syf -CEV -o digicode
40
41
    digicoder.vbe: digicode.fsm
        @echo " Encoding Synthesis -> digicoder.vbe"
42
43
        syf -CEV -r digicode
44
    #-----#
45
46
47
    digicode_boom : digicodea_b.vbe digicodej_b.vbe digicodem_b.vbe \
48
              digicodeo_b.vbe digicoder_b.vbe
49
    % b.vbe : %.vbe
50
        @echo " Boolean Optimization -> $@ "
51
        boom -V -d 50 $* $*_b > $*_boom.out
52
    #----BOOG
53
54
55
56
    digicode_boog : digicodea_b.vst digicodej_b.vst digicodem_b.vst \
57
               digicodeo_b.vst digicoder_b.vst
58
    %.vst : %.vbe laxfile.lax
        @echo " Binding and optimizing on Gates -> $@ "
59
60
        boog $* $* -l laxfile > $*_boog.out
61
62
    #-----LOON -----#
63
64
65
66
    digicode_loon : digicodea_b_l.vst digicodej_b_l.vst digicodem_b_l.vst \
```

```
67
               digicodeo_b_l.vst digicoder_b_l.vst
 68
     %_l.vst : %.vst laxfile.lax
 69
        @echo " Netlist Optimization -> $@ "
        loon $* $*_1 -1 laxfile > $*_loon.out
 70
 71
 72
     #-----#
 73
74
 75
 76
77
     %_b_l_net.vbe : %_b_l.vst %.vbe
 78
        @echo " Formal checking -> $@ "
 79
        flatbeh $*_b_l $*_b_l_net > $*_flatbeh.log
        proof -d $* $*_b_l_net > $*_proof.log
 80
 81
 82
     #----SCAN -----#
 83
     ac_scapin_registers:
        cat digicodea_b_l.vst | grep sff
 84
 85
 86
     %_scan.vst : %.vst scan.path
 87
        @echo " scan-path insertion -> $@ "
 88
        scapin -VRB $* scan $*_scan > scapin.out
 89
     #-----#
 90
91
 92
     ocp : digicode p.ap
 93
     digicode_p.ap : digicode.ioc digicodea_b_l_scan.vst
 94
        MBK_IN_LO=vst; export MBK_IN_LO;\
 95
        MBK_OUT_PH=ap; export MBK_OUT_PH;\
96
        ocp -v -ring -ioc digicode digicodea_b_l_scan digicode_p > ocp.out
97
                -----#
 98
     #----NERO
99
100
    nero : digicodea_b_l_scan.ap
101
     digicodea_b_l_scan.ap: digicode_p.ap digicodea_b_l_scan.vst
102
        nero -V -p digicode_p digicodea_b_l_scan digicodea_b_l_scan > nero.out
103
104
     #----COUGAR-LVX -----#
105
106
    %.al : %.ap
107
        MBK OUT LO=al; export MBK OUT LO; \
108
        export RDS_TECHNO_NAME=./techno/techno-035.rds; \
        cougar -v $* > cougar_$*.out
109
        lvx vst al $* $* -f > lvx_$*.out
110
111
     #-----#
112
113
114
    druc_core : digicodea_b_l_scan.ap
115
        export RDS_TECHNO_NAME=./techno/techno-symb.rds; \
116
        druc digicodea_b_l_scan > druc_core.out
117
                _____#
118
     #----S2r
119
     digicode_chip.cif : digicodea_b_l_scan.ap
120
        export RDS_TECHNO_NAME=./techno/techno-035.rds; \
121
        export RDS_OUT=cif; \
        s2r -v -r digicodea_b_l_scan > s2r.out
122
123
     #-----#
124
125
126
    clean :
       rm -f *.vbe *.enc *.vst *.out *.xsc *0.lax *~
127
128
        @echo "Erase all the files generated by the makefile"
129
```

130