



Ain shams university
Faculty of engineering
Computer engineering and software systems programs

Course: EDA (CSE215)

Project 3

Submitted by: Shehab Ahmed Hassan Kotb

Id: 16p6014

Email : shehabktob@gmail.com

Submitted to: Dr. Mohamed Dessouky
Eng. Michael Hany

Table of Contents


1.0 Introduction	2
2.0 Floor plan	3
3.0 Placement	4
4.0 routing.....	5
5.0 post-layout verification	6
6.0 symbolic to real conversion	6
Appendix	8
.ioc file	8
Cougar log	9
Lvx log	10
Druc log	10

1.0 Introduction

This document covers the Physical Synthesis portion of a Digital access control system, it's high level design & low-level synthesis was already covered in the previous documents.


The physical synthesis is achieved by using alliance tool such as ocp, nero, s2r; the output of these tool is detailed bellow.

2.0 Floor plan



3.0 Placement


Ocp netlist



.ioc file is found in the appendix.

4.0 routing

Nero netlist




5.0 post-layout verification


Log file are found in the appendix.

6.0 symbolic to real conversion

Unflattened layout



Flattened layout



Appendix

.ioc file

```
1 LEFT(
2   (IOPIN scanin.0 );
3   (IOPIN day.0 );
4   (IOPIN code(0).0 ); )
5 TOP (
6   (IOPIN code(1).0 );
7   (IOPIN code(2).0 );
8   (IOPIN code(3).0 ); )
9 RIGHT (
10  (IOPIN test.0 );
11  (IOPIN reset.0 ); )
12 BOTTOM (
13  (IOPIN door.0 );
14  (IOPIN ck.0 );
15  (IOPIN alarm.0 );
16  (IOPIN scanout.0 ); )
17
```

Cougar log

```
1
2      0000 0
3      00 00
4      00 0
5      00 0 000 000 0000 000000 0000 000 000
6      00 00 00 00 00 00 00 00 00 00 00 00
7      00 00 00 00 00 00 00 00 00 00 00 00
8      00 00 00 00 00 00 00 00 00 00 00 00
9      00 00 00 00 00 00 00 00 00 00 00 00
10     00 00 00 00 00 00 00 00 00 00 00 00
11     00 00 00 00 00 00 00 00 00 00 00 00
12     0000 000 000 000 00 00 000 000 00 0000
13     0000 000 000 000 00 00 000 000 00 0000
14     0000 000 000 000 00 00 000 000 00 0000
15
16     Netlist extractor ... formerly Lynx
17
18     Alliance CAD System 5.0 20090901, cougar 1.21
19     Copyright (c) 1998-2019, ASIM/LIP6/UPMC
20     Author(s): Ludovic Jacomme and Gregoire Avot
21     Contributor(s): Picault Stephane
22     E-mail : alliance-users@asim.lip6.fr
23
24     ---> Parse technological file ./techno/techno-035.rds
25
26     RDS_LAMBDA = 24
27     RDS_UNIT = 80
28     RDS_PHYSICAL_GRID = 2
29     MBK_SCALE_X = 100
30
31     ---> Extract symbolic figure digicodea_b_l_scan
32
33     ---> Translate MbK -> Rds
34
35     ---> Build windows
36     <--- 72
37
38     ---> Rectangles : 1177
39     ---> Figure size : ( -116, -116 )
40     ( 27116, 25116 )
41
42     ---> Cut transistors
43     <--- 0
44     ---> Build equis
45     <--- 52
46     ---> Delete windows
47     ---> Build signals
48     <--- 52
49     ---> Build instances
50     <--- 60
51     ---> Build transistors
52     <--- 0
53     ---> Save netlist
54
55     <--- done !
56
57     ---> Total extracted capacitance
58     <--- 0.0pF
59
```



```

1  #-----digicode-----#
2
3  all: digicodea.vbe \
4       digicodej.vbe \
5       digicodem.vbe \
6       digicodeo.vbe \
7       digicoder.vbe \
8       digicode_boom \
9       digicode_boog \
10      digicode_loon
11      @echo "<-- Generated"
12
13  all_vbe: digicodea.vbe \
14           digicodej.vbe \
15           digicodem.vbe \
16           digicodeo.vbe \
17           digicoder.vbe
18           @echo "<-- Generated"
19
20  #-----Finite State Machine Synthesis-----#
21
22  vhd_to_fsm:
23      rename .vhd .fsm *.vhd
24
25  digicodea.vbe: digicode.fsm
26      @echo "    Encoding Synthesis -> digicodea.vbe"
27      syf -CEV -a digicode
28
29  digicodej.vbe: digicode.fsm
30      @echo "    Encoding Synthesis -> digicodej.vbe"
31      syf -CEV -j digicode
32
33  digicodem.vbe: digicode.fsm
34      @echo "    Encoding Synthesis -> digicodem.vbe"
35      syf -CEV -m digicode
36
37  digicodeo.vbe: digicode.fsm
38      @echo "    Encoding Synthesis -> digicodeo.vbe"
39      syf -CEV -o digicode
40
41  digicoder.vbe: digicode.fsm
42      @echo "    Encoding Synthesis -> digicoder.vbe"
43      syf -CEV -r digicode
44
45  #-----BOOM -----#
46
47  digicode_boom : digicodea_b.vbe digicodej_b.vbe digicodem_b.vbe \
48                 digicodeo_b.vbe digicoder_b.vbe
49  %_b.vbe : %.vbe
50      @echo "    Boolean Optimization -> $@"
51      boom -V -d 50 $* $_b > $_boom.out
52
53  #-----BOOG -----#
54
55
56  digicode_boog : digicodea_b.vst digicodej_b.vst digicodem_b.vst \
57                 digicodeo_b.vst digicoder_b.vst
58  %.vst : %.vbe laxfile.lax
59      @echo "    Binding and optimizing on Gates -> $@"
60      boog $* $* -l laxfile > $_boog.out
61
62
63  #-----LOON -----#
64
65
66  digicode_loon : digicodea_b_l.vst digicodej_b_l.vst digicodem_b_l.vst \

```

```

67         digicodeo_b_l.vst digicoder_b_l.vst
68 %_l.vst : %.vst laxfile.lax
69     @echo " Netlist Optimization -> $@"
70     loon $* $_l -l laxfile > $_loon.out
71
72
73 #-----PROOF -----#
74
75
76
77 %_b_l_net.vbe : %_b_l.vst %.vbe
78     @echo " Formal checking -> $@"
79     flatbeh $*_b_l $*_b_l_net > $_flatbeh.log
80     proof -d $* $*_b_l_net > $_proof.log
81
82 #-----SCAN -----#
83 ac_scapin_registers:
84     cat digicodea_b_l.vst | grep sff
85
86 %_scan.vst : %.vst scan.path
87     @echo " scan-path insertion -> $@"
88     scapin -VRB $* scan $*_scan > scapin.out
89
90 #-----OCP -----#
91
92 ocp : digicode_p.ap
93 digicode_p.ap : digicode.ioc digicodea_b_l_scan.vst
94     MBK_IN_LO=vst; export MBK_IN_LO;\
95     MBK_OUT_PH=ap; export MBK_OUT_PH;\
96     ocp -v -ring -ioc digicode digicodea_b_l_scan digicode_p > ocp.out
97
98 #-----NERO -----#
99
100 nero : digicodea_b_l_scan.ap
101 digicodea_b_l_scan.ap: digicode_p.ap digicodea_b_l_scan.vst
102     nero -V -p digicode_p digicodea_b_l_scan digicodea_b_l_scan > nero.out
103
104 #-----COUGAR-LVX -----#
105
106 %.al : %.ap
107     MBK_OUT_LO=al; export MBK_OUT_LO; \
108     export RDS_TECHNO_NAME=./techno/techno-035.rds; \
109     cougar -v $* > cougar_$.out
110     lvx vst al $* $* -f > lvx_$.out
111
112 #-----DRUC -----#
113
114 druc_core : digicodea_b_l_scan.ap
115     export RDS_TECHNO_NAME=./techno/techno-symb.rds; \
116     druc digicodea_b_l_scan > druc_core.out
117
118 #-----S2r -----#
119 digicode_chip.cif : digicodea_b_l_scan.ap
120     export RDS_TECHNO_NAME=./techno/techno-035.rds; \
121     export RDS_OUT=cif; \
122     s2r -v -r digicodea_b_l_scan > s2r.out
123
124 #-----Clean Up-----#
125
126 clean :
127     rm -f *.vbe *.enc *.vst *.out *.xsc *0.lax *~
128     @echo "Erase all the files generated by the makefile"
129
130

```