East West University
Department of Computer Science and Engineering
Course Outline
Summer 2025 Semester

Course: CSE345 Digital Logic Design/ICE217 Digital Electronics (Sections 4 & 5)

Credits and Teaching Scheme

	Theory	Laboratory	Total
Credits	3	1	4
Contact Hours	3 Hours/Week for 13 Weeks + Final Exam in the 14th Week	2 Hours/Week for 13 Weeks	5 Hours/Week for 13 Weeks + Final Exam in the 14th Week

Prerequisite

CSE251 Electronic Circuit

Instructor Information

Instructor: **Musharrat Khan**
Senior Lecturer, Department of Computer Science and Engineering
Office: Room # 636
Tel. No.: 09666775577 (hunting) ext. 329
E-mail: musharrat.khan@ewubd.edu
TA: TBA

Class Routine and Office Hour

Day	08:30-10:00	10:10-11:40	11:50-01:20	01:30-03:00	03:10-04:40
Sunday		**CSE345/ICE217(4) Room: FUB-104**	**Office Hour**	**CSE345(5) Room: 108**	
Monday		**CSE209(5) Room: FUB-301**	**Office Hour**	**CSE345(5) LAB Room: 634**	
Tuesday	**CSE209/ICE109(12) LAB Room: 547**	**CSE345/ICE217(4) Room: 102**	**Office Hour**	**CSE345(5) Room: 102**	
Wednesday		**CSE209(5) Room: FUB-301**	**Office Hour**		
Thursday		**CSE345/ICE217(4) LAB Room: 634**	**Office Hour**	**CSE209(5) LAB Room: 547**	**Office Hour**

Course Objective

This course introduces the fundamental concepts and practices of gate-level and MSI-level design of digital circuits. This course also emphasizes computer-aided design of digital circuits using Verilog Hardware Description Language (HDL). Knowledge of this course will be needed as prerequisite knowledge for future courses such as CSE360 Computer Architecture, CSE442 Microprocessors and Microcontrollers, and CSE490 VLSI design.

Knowledge Profile

K3: Theory-based engineering fundamentals
K4: Forefront engineering specialist knowledge for practice
K5: Engineering design

Learning Domains

Cognitive - C2: Understanding, C3: Applying
Psychomotor - P2: Manipulation, P3: Precision
Affective - A2: Responding

Program Outcomes (POs)

PO1: Engineering Knowledge
PO2: Problem Analysis
PO3: Design/Development of Solutions

Complex Engineering Problem Solution

EP1: Depth of knowledge required
EP2: Range of conflicting requirements

Complex Engineering Activities

None

Course Outcomes (COs) with Mappings

After completion of this course students will be able to:

CO	CO Description	PO	Learning Domains	Knowledge Profile	Complex Engineering Problem Solving/ Engineering Activities
CO1	**Interpret** and **apply** binary number system and Boolean algebra for design and analysis of combinational and sequential digital circuits.	PO1	C2, C3	K3	-
CO2	**Analyze** combinational and sequential circuits for determining output behavior of digital circuits.	PO2	C3	K3, K4	-

CO3	**Apply** Boolean algebraic and state transition techniques; and **design** combinational and sequential circuits for constructing practical digital circuits.	PO3	C3	K4, K5	-
CO4	**Use** analytical, software, and hardware tools and techniques; **design** circuits; p**erform** and **demonstrate** skills; and **write** report for constructing and testing practical digital circuits.	PO3	C3, P2, P3 A2	K4, K5	EP1, EP2

Course Topics, Teaching-Learning Method, and Assessment Scheme

Course Topic	Teaching-Learning Method	CO	Mark of Cognitive Learning Levels		CO Mark	Exam (Mark)
			C2	C3		
Binary number system, binary arithmetic, and Binary codes	Lecture, Class Discussion, Discussion outside class with Instructor/TA	CO1	4		4	Mid Semester Exam (30)
Boolean algebra, Logic gates, Minimization of Boolean functions using K-map	Do	CO1	6	6	12	
Analysis of combinational circuit using Boolean algebraic technique	Do	CO2		6	6	
Design of combinational circuit using Boolean algebraic technique. Design and use of MSI-level combinational circuits: parallel adder and subtractor.	Do	CO3		4	4	

Design of Combinational circuits using Verilog HDL. Design and use of MSI-level combinational circuits: decoder		CO3		4	4	
Design and use of MSI-level combinational circuits: encoder; multiplexer and demultiplexer	Do	CO3		5	5	Final Exam (30)
Flip-Flops, Representation and analysis of sequential circuits	Do	CO2		6	6	
Design of sequential circuit using state transition techniques	Do	CO3		6	6	
Design of MSI-level sequential circuits: registers, counters	Do	CO3		4+5	9	
Design of sequential circuits using Verilog HDL	Do	CO3		4	4	

Laboratory Experiments and Assessment Scheme

Experiment	**Teaching-Learning Method**	**CO**	**Mark of Cognitive Learning Levels**		**Mark of Psychomotor Learning Levels**		**Mark of Affective Learning Levels**	**CO Mark**
			C3	C6	P2	P3	A2	
Schematic and Structural Verilog Simulation of Combinational Logic Circuits	Preparing Pre-Lab Report, Lab Experiment, Result Analysis, and Post-Lab Report	CO4						
Design and Implementation of a	Do	CO4						

Combinational Logic Circuit								
Behavioral Verilog Simulation of a Combinational Logic Circuit	Do	CO4						
Binary Adder and Subtractor	Do	CO4						
Decoder and Its Use in Combinational Logic Implementation		CO4						
Multiplexer and Its Use in Combinational Logic Implementation	Do	CO4						
Verilog Simulation of a sequential circuit	Do	CO4						
Counters	Do	CO4						
Lab Exercise Total		CO4	1	2	0.5	0.5	1	5
Lab Exam	Individual Lab Exam	CO4	4	3	1	1	1	10
Total			**5**	**5**	**1.5**	**1.5**	**2**	**15**

Mini Project

Mini Project	**Teaching-Learning Method**	**CO**	**EP/ EA**	**Mark of Cognitive Learning Level**		**Mark of Psychomotor Learning Levels**		**Mark of Affective Learning Level**	**CO Mark**
				C3	**C6**	**P2**	**P3**	**A2**	
Lab-based Mini Project including Report and Presentation	Group-based moderately complex digital circuit design project with report writing and oral/poster presentation	CO4	EP1, EP2	2	5	1	1	1	10

Overall Assessment Scheme

Assessment Area	CO				PO Marks		
	CO1	CO2	CO3	CO4	PO1	PO2	PO3
Class Test/Quiz	5	5	5		5	5	5
Mid Semester Exam	16	6	8		16	6	8
Final Exam		6	24			6	24
Laboratory Performance and Lab Exam				15			15
Mini Project				10			10
Total	**21**	**17**	**37**	**25**	**21**	**17**	**62**

Teaching Materials/Equipment

Text book:
Md. Mozammel Huq Azad Khan, *Digital Logic Design*, Bangladesh University Grants Commission, 2006.

Lab Manual:
Lab manual will be provided.

Project Description:
Project description will be provided.

Equipment/Software:
Digital circuit design board, SSI and MSI level ICs, and Quartus II software.

Grading System

Marks (%)	Letter Grade	Grade Point
80% and above	A+	4.00
75% - 79%	A	3.75
70% - 74%	A-	3.50
65% - 69%	B+	3.25
60% - 64%	B	3.00
55% - 59%	B-	2.75
50% - 54%	C+	2.50
45% - 49%	C	2.25
40% - 44%	D	2.00
Less than 40%	F	0.00

Exam Dates

Section	Class Slot	Mid Semester Exam	Final
4	ST	27.07.2025	07.09.2025
5	ST	27.07.2025	07.09.2025

Academic Code of Conduct

Academic Integrity:
Any form of cheating, plagiarism, personification, falsification of a document as well as any other form of dishonest behavior related to obtaining academic gain or the avoidance of evaluative exercises committed by a student is an academic offence under the Academic Code of Conduct and **may lead to severe penalties as decided by the Disciplinary Committee of the university.**

Special Instructions:

- Students are expected to attend all classes and examinations. A student MUST have at least 80% class attendance to sit for the final exam.
- Students will not be allowed to enter into the classroom after 20 minutes of the starting time.
- For plagiarism, the grade will automatically become zero for that exam/assignment.
- Normally there will be **NO make-up exam**. However, in case of **severe illness, death of any family member, any family emergency, or any humanitarian ground**, if a student miss any exam, the student MUST get approval of makeup exam by written application to the Chairperson through the Course Instructor **within 48hours**of the exam time. Proper supporting documents in favor of the reason of missing the exam have to be presented with the application.
- For **final exam**, there will be NO makeup exam. However, in case of **severe illness, death of any family member, any family emergency, or any humanitarian ground**, if a student miss the final exam, the student MUST get approval of **Incomplete Grade** by written application to the Chairperson through the Course Instructor **within 48 hours** of the final exam time. Proper supporting documents in favor of the reason of missing the final exam have to be presented with the application. **It is the responsibility of the student to arrange an Incomplete Exam within the deadline mentioned in the Academic Calendar in consultation with the Course Instructor**.
- All mobile phones MUST be turned to silent mode during class and exam period.
- There is **zero tolerance for cheating** in exam. Students caught with cheat sheets in their possession, whether used or not writing on the palm of hand, back of calculators, chairs or nearby walls; copying from cheat sheets or other cheat sources; copying from other examinee, etc. would be treated as cheating in the exam hall. The only penalty for cheating is **expulsion for several semesters as decided by the Disciplinary Committee of the university**.