

Lecture 03

Registers and Timers

Agenda for Today's Lecture

01 Memory and Registers

02 Timers Intro for Lab 1.3 (3rd out of 4 parts)

MEAM510 Study Hall (via Toucan)

- Majority of 510 students prefer evenings (62%)
 - Many prefer weekends (32%)
 - 1 person prefers mornings,

Which day? 7PM-9PM


Tonight, Thur 28, Fri 29, Sat 30, Sun 31, Mon 1, Tues 2



Developing with make and Makefile

- MEAM510 tools from me.design.seas.upenn.edu/
 - copy entire Blinky directory (Makefile /inc /src)
 - rename Blinky directory name to your project name.
 - edit /src/main.c
- Many ways to develop code.
 - Makefile has set of directives (rules) to create code. We'll go a little bit into what this does later in the semester.
- **Do not use Arduino for Teensy.**
 - It is important to learn lower level development tools.
 - We will use Arduino later with the ESP32,

Teensy Loader and USB Demo




01

Memory and Registers


What is memory?

Memory holds
addressable data
that you can READ
and/or WRITE to

Addresses enable
reaching specific data



Memory READ



Memory WRITE

(Flash, EPROM, EEPROM, ROM, RAM SRAM, DRAM etc)

Non-volatile

Volatile memory


Example write in C

```
(char *)0x103 = 0x19;
```

Address bus

0x103

Example register =
named memory location:
PORTD = 0x19;





Addressing

Address space,

$$16 \text{ bits} = 0xFFFF = 65536 = 64K$$


Memory width,

$$8 \text{ bits} = 1 \text{ byte}$$




Note for ATmega32U4 all addresses are 16 bits (four hex digits)
All data is referenced in 8 bit chunks


Motorola Style Memory Mapping Subsystems




Motorola Style Memory Mapping Subsystems



GPIO Port Example for Port D



Harvard Architecture (ATmega 32 u4)



Teensy 2.0 Pin / Port assignments

(interior)	GND		VCC		(interior)
PE6	SS	PB0	PF0	ADC0	
AIN0	SCLK	PB1	PF1	ADC1	
INT6	MOSI	PB2	PF4	ADC4	
	MISO	PB3	PF5	ADC5	
RTS	OC1C	OC0A	PF6	ADC6	
	OC0B	SCL	PF7	ADC7	
	INT0	PD0	PB6	ADC13	OC1B
	SDA	INT1	PD1	OC4B	
	RXD1	INT2	PD2	PB5	ADC12
	TXD1	INT3	PD3	OC1A	OC4B
	OC4A	OC3A	PC6	PB4	ADC11
	OC4A	ICP3	PC7	PD7	ADC10
	CTS	XCK1	PD5	PD6	T0
					OC4D
					PD4
					ADC8
					ICP1
					(LED on PD6)
			VCC	GND	RST

Acronyms

- Px# = Port x, x=[B,C,D,F], # pin num = [0,7]
- DDRx = Data Direction Register for Port x
 - Ex: DDRD = data direction register for port D
- CPU = Central Processing Unit
- SRAM = Static Random Access Memory
- IO = Input / Output
- GPIO = General Purpose Input/Output

Bitwise operators

Operator	Result	Example
(bitwise OR)	1 if any of the two bits are 1	1100 0011 = 1111
& (bitwise AND)	1 only if both bits are 1	1001 & 0011 = 0001
^ (bitwise XOR)	1 if two bits are different	1001 ^ 0011 = 1010
<< (bitwise left shift)	Left shifts X times	0011 << 2 = 1100
>> (bitwise right shift)	Right shifts X times	1001 >> 2 = 0010
~ (bitwise NOT)	Inverts all 0's and 1's	~ 1001 = 0110

```
#define set(reg,bit)
#define clear(reg,bit)
#define toggle(reg,bit)
```

```
reg |= (1<<(bit))
reg &= ~ (1<<(bit))
reg ^= (1<<(bit))
```

Bitwise operators

Example	Operations	Result
set(reg,2), reg = 0x88	10001000 = (1<<(2)) Shift left once Shift left twice reg = 0x88 = 10001000 OR with reg	00000001 00000010 <u>00000100</u> 10001000 10001100

Alternative 1: `reg = b10001100;`

Alternative 2: `reg = 0x8C;`

Alternative 3: `reg = 0x04;`

Alternative 4: `reg = reg | 0x04;`


Bit #2

```
#define set(reg,bit)
#define clear(reg,bit)
#define toggle(reg,bit)
```

```
reg |= (1<<(bit))
reg &= ~ (1<<(bit))
reg ^= (1<<(bit))
```



Ex: using set to put 5V at a pin

Memory Map



Why is `set(PORTD, 2);` better than using
`PORTD = 0x04; ?`

`set(PORTD, 2);`



Bitwise operators

Example	Operations	Result
set(reg,2), reg = 0x88	10001000 = (1<<(2)) Shift left once Shift left twice reg = 0x88 = 10001000 OR with reg	00000001 00000010 <u>00000100</u> 10001000 10001 1 00
clear(reg,3), reg = 0x88	10001000 &= ~(1<<(3)) Shift left three times Invert reg = 0x88 = 10001000 AND with reg	00000001 00001000 <u>11110111</u> 10001000 1000 0 000

```
#define set(reg,bit)
#define clear(reg,bit)
#define toggle(reg,bit)
```

```
reg |= (1<<(bit)) Bit #3
reg &= ~(1<<(bit))
reg ^= (1<<(bit))
```

Bitwise operators

Example	Operations	Result
set(reg,2), reg = 0x88	10001000 = (1<<(2)) Shift left once Shift left twice reg = 0x88 = 10001000 OR with reg	00000001 00000010 <u>00000100</u> 10001000 10001 1 00
clear(reg,3), reg = 0x88	10001000 &= ~(1<<(3)) Shift left three times Invert reg = 0x88 = 10001000 AND with reg	00000001 00001000 <u>11110111</u> 10001000 1000 0 000
toggle(reg, 2) reg = 0x88	10001000 ^= (1<<(2)) Shift left once Shift left twice reg = 0x88 = 10001000 XOR with reg (toggle bit 2)	00000001 00000010 <u>00000100</u> 10001000 10001 1 00

Example Program

```
/* Blink.c - Blinks internal LED */  
#include <avr/io.h>  
int main(void)  
{  
    DDRD = 0x40; // Set port D direction register to 0x40  
  
    for(;;){  
        int i;  
  
        PORTD ^= 0x40; // Toggle port D  
        for (i=0;i<30000; i++) ;  
    }  
    return 0;          /* never reached */  
}
```


QUESTION 1: (in private chat)
What does `DDRD=0x04;` do?
What does `PORTD ^= 0x04;` do?

QUESTION 2 (in private chat):
Rewrite this line using macros
set clear toggle
Assume DDRD starts as 0x00;

02

Timers

Harvard Architecture (ATmega 32 u4)



Example Program

```
/* Blink.c - Blinks internal LED */  
#include <avr/io.h>  
int main(void)  
{  
    DDRD = 0x40;  
  
    for(;;){  
        int i;  
  
        PORTD ^= 0x40;  
        for (i=0;i<30000; i++) ; ← Runs ";" no-op, 30,000 times  
    }  
    return 0;          /* never reached */  
}
```

Timer/Counters

“Free running” counter

Counter Register

ATmega32u4 has
4 counters

TCNT0 (8 bit)

TCNT1 (16 bit)

TCNT3 (16 bit)

TCNT4 (10 bit)

Binary								Decimal				
MSB	0	0	0	0	0	0	0	LSB	=	0	0	0
	2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0		10^2	10^1	10^0
	0 +	0 +	0 +	0 +	0 +	0 +	0 +	0 +	=	0 +	0 +	0

Runs at the system clock frequency
(16MHz for our ATmega)


Timer example

- 200Hz Blink -> 1/400sec on, 1/400sec off
- Q3: How many clock cycles in 1/400 sec?

```
#include "teensy_general.h"
#define COMPAREVALUE ??????

int main()
{
    DDRC |= 0x40;           //Port C6 as output
    TCCR3B = 0x01;          // Turn on counter (no prescale)
    for (;;) {
        if (TCNT3 > COMPAREVALUE) {
            toggle(PORTC,6);
            TCNT3 = 0;      // Reset the timer to 0
        }
    }
    return 0;
}
```

Note: this code won't work as is
For 20 Hz Lab 1.3



Typical Datasheet Register Description

Bit number	7	6	5	4	3	2	1	0	REGISTER name
Read/ write	R/W								
Value at reset	0	0	0	0	0	0	0	0	

- Our compiler uses the register name and the bit names
- Some bits are read only, some bits are write only
- Most registers default to 0 for all bits

TCNT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x00	TCH4	-	-	-	-	-	-	-	-	
0x00(D)	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	-	
0x00(C)	TWCR	TWIN7	TWEA	TWSTA	TWSO	TWMC	TWEN	-	TWIE	
0x00(B)	TWDR	-	-	-	-	-	-	-	-	
0x00(A)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGE	
0x00(9)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	
0x00(8)	TWBR	-	-	-	-	-	-	-	-	
0x00(7)	Reserved	-	-	-	-	-	-	-	-	
0x00(6)	Reserved	-	-	-	-	-	-	-	-	
0x00(5)	Reserved	-	-	-	-	-	-	-	-	
0x00(4)	Reserved	-	-	-	-	-	-	-	-	
0x00(3)	Reserved	-	-	-	-	-	-	-	-	
0x00(2)	Reserved	-	-	-	-	-	-	-	-	
0x00(1)	Reserved	-	-	-	-	-	-	-	-	
0x00(0)	Reserved	-	-	-	-	-	-	-	-	
0x00(F)	Reserved	-	-	-	-	-	-	-	-	
0x00(E)	Reserved	-	-	-	-	-	-	-	-	
0x00(D)	CCR3CH	-	-	-	-	-	-	-	-	
0x00(C)	CCR3CL	-	-	-	-	-	-	-	-	
0x00(B)	CCR3BH	-	-	-	-	-	-	-	-	
0x00(A)	CCR3BL	-	-	-	-	-	-	-	-	
0x00(9)	CCR3AH	-	-	-	-	-	-	-	-	
0x00(8)	CCR3AL	-	-	-	-	-	-	-	-	
0x00(7)	ICR3H	-	-	-	-	-	-	-	-	
0x00(6)	TCNT3H	-	-	-	-	-	-	-	-	
0x00(5)	TCNT3L	-	-	-	-	-	-	-	-	
0x00(4)	TCNT3	-	-	-	-	-	-	-	-	
0x00(3)	TCNT3	-	-	-	-	-	-	-	-	
0x00(2)	TCR3C	FOC3A	-	-	-	-	-	-	-	
0x00(1)	TCR3B	ICNC3	ICES3	-	WGM03	WGM02	CSS0	CSS1	CSS0	
0x00(0)	TCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM01	WGM00	
0x00(F)	Reserved	-	-	-	-	-	-	-	-	
0x00(E)	Reserved	-	-	-	-	-	-	-	-	
0x00(D)	OCR1CH	-	-	-	-	-	-	-	-	
0x00(C)	OCR1CL	FOC1A	FOC1B	FOC1C	-	-	-	-	-	
0x00(B)	OCR1BH	ICNC1	ICES1	-	WGM13	WGM12	CSS12	CSS11	CSS10	
0x00(A)	OCR1BL	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	
0x00(9)	OCR1AH	-	-	-	-	-	-	-	-	
0x00(8)	OCR1AL	-	-	-	-	-	-	-	-	
0x00(7)	ICR1H	-	-	-	-	-	-	-	-	
0x00(6)	TCNT1H	-	-	-	-	-	-	-	-	
0x00(5)	TCNT1L	-	-	-	-	-	-	-	-	
0x00(4)	TCNT1	-	-	-	-	-	-	-	-	
0x00(3)	TCR1C	FOC1A	FOC1B	FOC1C	-	-	-	-	-	
0x00(2)	TCR1B	ICNC1	ICES1	-	WGM13	WGM12	CSS12	CSS11	CSS10	
0x00(1)	TCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	
0x00(0)	OCR1D	-	-	-	-	-	-	-	-	
0x00(F)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	-	-	ADC10	ADC9D	
0x00(E)	DIDR1	-	-	ADC13D	ADC12D	ADC11D	ADC10D	ADC9D	ADC8D	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x19 (0x0B)	PCIFR	-	-	-	-	-	-	-	-	
0x1A (0x0A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x09)	TIFR4	OCF4D	OCF4A	OCF4B	-	-	-	TOV4	-	
0x18 (0x08)	TIFR3	-	-	-	-	-	-	-	-	
0x17 (0x07)	Reserved	-	-	-	-	-	-	-	-	
0x16 (0x06)	TIFR1	-	-	-	-	-	-	-	-	
0x15 (0x05)	TIFR0	-	-	-	-	-	-	-	-	
0x14 (0x04)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x03)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x02)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x01)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	-	-	-	-	PORTF1
0x10 (0x00)	DDRF	DDF7	DDF6	DDF5	DDF4	-	-	-	-	DDF0
0x0F (0x0F)	PINF	PIN7	PIN6	PIN5	PIN4	-	-	-	-	PINF1
0x0E (0x0E)	PORTE	-	-	-	-	-	-	-	-	PORTE2
0x0D (0x0D)	DDRE	-	-	-	-	-	-	-	-	DDR0
0x0C (0x0C)	PINC	PIN9	PIN8	PIN7	PIN6	PIN5	PIN4	PIN3	PIN2	PIN0
0x0B (0x0B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	
0x0A (0x0A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	
0x09 (0x09)	PINB	PIN9	PIN8	PIN7	PIN6	PIN5	PIN4	PIN3	PIN2	PIN0
0x08 (0x08)	PORTC	PORTC7	PORTC6	-	-	-	-	-	-	
0x07 (0x07)	DDRC	DDC7	DDC6	-	-	-	-	-	-	
0x06 (0x06)	PINC	PINC8	PINC7	-	-	-	-	-	-	
0x05 (0x05)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	
0x04 (0x04)	DDRB	DBD7	DBD6	DBD5	DBD4	DBD3	DBD2	DBD1	DBD0	
0x03 (0x03)	PINB	PIN9	PIN8	PIN7	PIN6	PIN5	PIN4	PIN3	PIN2	PIN0
0x02 (0x02)	Reserved	-	-	-	-	-	-	-	-	
0x01 (0x01)	Reserved	-	-	-	-	-	-	-	-	
0x00 (0x00)	Reserved	-	-	-	-	-	-	-	-	

- Note:
1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 2. I/O registers within the address range \$00 - \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0xFF only.
 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 - \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega16U4/ATmega32U4 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 - \$FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

ATmega32 Registers 2 out of 4 pages

(on Canvas/Files/Resources/Teensy Files)

GENERAL

[Hall of Fame](#)[Laboratories](#)


COURSES

[MEAM 101](#)[MEAM 201](#)[MEAM 510](#)[MEAM 520](#)[IPD 501](#)[ESAP](#)

GUIDES

[Laser Cutting](#)[3D Printing](#)[Machining](#)[ProtoTRAK](#)[Tap Chart](#)[PUMA 260](#)[MAEVARM](#)[Teensy](#)

The Teensy 2.0 from PJRC.COM (Paul J Stoffregen and Robin C Coon) is an 8bit MCU built around the ATmega32U4 processor. It includes a clock speed of 16 MHz with 32K of programmable flash, 1K of EEPROM, 2.5K of SRAM, 25 GPIO lines, 32 working registers, four timer/counters, one high-speed timer, 12 channels of 10-bit ADC, and a variety of communication protocols, including USART, I2C, SPI, JTAG, and USB. The module is programmed via a USB cable with no intervening hardware, and all development tools are freely-available online.



General Information

[How to Obtain an Teensy](#)[Board Pinout & Functionality](#)[Getting Started #1: Plug in USB \(PCJR.com\)](#)[Getting Started #2: Download Loading software \(PCJR.com\)](#)[Getting Started #3: C Compiler \(PCJR.com\)](#)

Programming Reference

[System Clocks](#)[I/O Ports \(GPIO\)](#)[Timers/Counters](#)[Analog-to-Digital Conversion](#)

<http://medesign.seas.upenn.edu/>

GENERAL

[Hall of Fame](#)[Laboratories](#)

COURSES

[MEAM 101](#)[MEAM 201](#)[MEAM 510](#)[MEAM 520](#)[IPD 501](#)[ESAP](#)

GUIDES

[Laser Cutting](#)[3D Printing](#)[Machining](#)[ProtoTRAK](#)[Tap Chart](#)[PUMA 260](#)[MAEVARM](#)[Teensy](#)[PHANToM](#)[BeagleBoard](#)[Phidget](#)[S62](#)[Materials](#)

[MEAM.Design - ATmega32 Programming](#) - Timers/Counters

The ATmega32U4 contains 4 different timers: Timer 0 (8-bit, dual output compare); Timer 1 (16-bit, triple output compare, single input capture); Timer 3 (16-bit, single output compare, single input capture); and Timer 4 (10-bit high speed, triple output compare). The timer channels are all multiplexed with GPIO pins, and can be found at the following locations:

Timer 0

[Configuration Details](#)

OC0A	B7	output compare, timer 0, channel A
OC0B	D0	output compare, timer 0, channel B

Timer 1

[Configuration Details](#)

OC1A	B5	output compare, timer 1, channel A
OC1B	B6	output compare, timer 1, channel B
OC1C	B7	output compare, timer 1, channel C
IPC1	D4	input capture, timer 1

Timer 3

[Configuration Details](#)

OC3A	C6	output compare, timer 3, channel A

Summary of ATMega documentation (has 431 pages!)

**Atmel-7766-8-bit-AVR-ATmega16U4-32U4_Datasheet.pdf
available on canvas:
Files > Resources > Teensy Files >**

GENERAL

Hall of Fame
Laboratories

COURSES

MEAM 101
MEAM 201
MEAM 510
MEAM 520
IPD 501
ESAP

GUIDES

Laser Cutting
3D Printing
Machining
ProtoTRAK
Tap Chart
PUMA 260
MAEVARM
Teensy
PHANToM
BeagleBoard
Phidget
S62
Materials

[MEAM.Design - ATmega32 Programming - Timers/Counters](#) - Timer 0 Configuration Details

Timer 0 is an 8-bit free-running timer with two independent output compare units and PWM support. The output compare pins are OC0A and OC0B, which are multiplexed to B7 and D0.

Important Registers

TCNT0	timer/counter 0 value
TCCR0A	timer/counter 0 control register A
TCCR0B	timer/counter 0 control register B
OCR0A	timer/counter 0 output compare register A
OCR0B	timer/counter 0 output compare register B
TIFR0	timer/counter 0 interrupt flags

Clock Source - The default clock source for Timer 0 is the system clock. You can set the prescaler by modifying **CS00**, **CS01**, and **CS02** in **TCCR0B**:

TCCR0B: CS02	TCCR0B: CS01	TCCR0B: CS00	
0	0	0	OFF
0	0	1	/1
0	1	0	/8
0	1	1	/64
1	0	0	/256
1	0	1	/1024

Timer Modes (Waveform Generation) - The timer can operate in one of six modes, as set by the **WGM00**, **WGM01**, and **WGM02** bits spread across **TCCR0A** and **TCCR0B**. The mode controls how the timer will count (either UP or UP/DOWN), what the maximum value will be (either 0xFF or whatever is in **OCR0A**), and whether to drive the output compare pin(s). Once the maximum value is reached, the timer will either reset to 0x00 and continue counting (UP modes), or will

Timer 3 Control Registers TCCR3A TCCR3B

Bit	7	6	5	4	3	2	1	0	TCCR3A
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

Bit	7	6	5	4	3	2	1	0	TCCR3B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Output Compare



Clock Source



Waveform Generation Mode



Timer 3 Control Registers TCCR3A TCCR3B

- Clock Source
- Q4 What value should be written to TCCR3B to change it from the initialized value to set the prescaler to /1


Bit	7	6	5	4	3	2	1	0	TCCR3B
	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
Register name	TCCR3B:		TCCR3B:		TCCR3B:		Prescaler		Clock Source Frequency
Bit name	CS32		CS31		CS30				Source Off
	0	0	0	0	0	0	0	0	16Mhz
	0	0	0	0	1	1	1	1	2Mhz
	0	1	0	1	0	0	0	0	250khz
	0	1	1	1	1	1	1	1	62.5khz
	1	0	0	0	0	0	0	0	15.625khz
	1	0	1	0	1	1	0	1	

Timer example


Note: this code won't work as is
For 20 Hz Lab 1.3

```
#include "teensy_general.h"
#define COMPAREVALUE 40000

int main()
{
    DDRC |= 0x40;           //Port C6 as output
    TCCR3B = 0x01;          // Turn on counter (no prescale)
    for (;;) {
        if (TCNT3 > COMPAREVALUE) {
            toggle(PORTC,6);
            TCNT3 = 0;      // Reset the timer to 0
        }
    }
    return 0;
}
```



Waveform



Acronyms

- **DDR_x** = Data Direction Register for Port x
 - Ex: DDRD = data direction register for port D
- **CPU** = Central Processing Unit
- **SRAM** = Static Random Access Memory
- **IO** = Input / Output
- **GPIO** = General Purpose Input/Output

Register names – don't really need to memorize

- **TCNT_x** Timer Counter x [0,1,3,4]
- **TCCR_{xy}** Timer Counter Control Register y [A,B] for timer x
- **OCR_{xy}** Output Compare Register for timer x Channel y

Timer 3 Control Registers TCCR3A TCCR3B

Bit	7	6	5	4	3	2	1	0	TCCR3A
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

Bit	7	6	5	4	3	2	1	0	TCCR3B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Output Compare



Clock Source



Waveform Generation Mode



Timer/Counter 0 Output Compare

“Free running” 8-bit counter

0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---

Are they equal?



YES!

Start an action in software
and/or
Change the voltage on a Pin


0	0	0	1	1	1	0	1
---	---	---	---	---	---	---	---

Output Compare Register
(e.g. like OCR3A)


Timer 3 Output Compare

- Output Compare Register OCR3A
 - Actually 2 Byte OCR3AH, OCR3AL handled through
unsigned short int OCR3A
- Output Compare (Timer 3 channel A)

TCCR3A: COM3A1	TCCR3A: COM3A0	
0	0	no change
0	1	toggle
1	0	clear
1	1	set



Waveform




Timer 3 Control Registers TCCR3A TCCR3B

- Q5 fill in the ???? to use the timer to toggle port C6

```
#include "teensy_general.h"
#define COMPAREVALUE 40000

int main()
{
    DDRC |=0x40;           //Port C6 as output
    TCCR3B = 0x01;          // Turn on counter (no prescale)
    ?????? // Register set pin PC6 to toggle on match
    ???

    for(;;) {
        if (TCNT3 > COMPAREVALUE) {
            toggle(PORTC, 6);
            TCNT3 = 0; // Reset the timer to 0
        }
    }
    return 0;
}
```



Note: this code won't work as is
For 20 Hz Lab 1.3

Timer 3 Control Registers TCCR3A TCCR3B

Bit	7	6	5	4	3	2	1	0	TCCR3A
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

Bit	7	6	5	4	3	2	1	0	TCCR3B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Output Compare



Clock Source



Waveform Generation Mode



Timer 3 Control Registers TCCR3A TCCR3B

- **Waveform Generator Modes**


TCCR3B: WGM33	TCCR3B: WGM32	TCCR3A: WGM31	TCCR3A: WGM30	Function
Normal: Timer UP to a value, reset to 0x0000:				
0	0	0	0	(mode 0) UP to 0xFFFF (16-bit)
0	1	0	0	(mode 4) UP to OCR3A 
1	1	0	0	(mode 12) UP to ICR3
Single-Slope: Timer UP to a value, reset to 0x0000 (set/reset PWM):				
0	1	0	1	(mode 5) UP to 0x00FF (8-bit), PWM mode
0	1	1	1	(mode 7) UP to 0x03FF (10-bit), PWM mode
1	1	1	0	(mode 14) UP to ICR3 , PWM mode
Dual-Slope: Timer UP to a value, DOWN to 0x0000 (set/reset PWM):				

Timer 3 Control Registers TCCR3A TCCR3B

- Q6 fill in the ???? so the timer resets when TCNT3 = OCR3A

```
#include "teensy_general.h"
#define COMPAREVALUE 40000

int main()
{
    DDRC |=0x40;      //Port C6 as output
    ?????;           // reset Timer at OCR3A
    TCCR3A = 0x40;   // set pin PC6 to toggle on match
    OCR3A = COMPAREVALUE;
    for(;;) {
        if (TCNT3 > COMPAREVALUE) {
            toggle(PORTC,6);
            TCNT3 = 0; // Reset the timer to 0
        }
    }
    return 0;
}
```



Note: this code won't work as is
For 20 Hz Lab 1.3


Timer 3 Control Registers TCCR3A TCCR3B

```
#include "teensy_general.h"
#define COMPAREVALUE 40000

int main()
{
    DDRC |=0x40;      //Port C6 as output
    set(TCCR3A,COM3A0); // set PC6 to toggle
    set(TCCR3B,WGM32); // Reset timer on OCR3A
    set(TCCR3B,CS30); // Turn on clock source
    OCR3A = COMPAREVALUE;

    while(1);
    return 0;
}
```


Preferred way to change bits in
registers as it's easier to
understand



Note: this code won't work as is
For 20 Hz Lab 1.3

Timer/Counter 0


“Free running” 8-bit counter



Low Byte
TCNT0

Timer/Counter 1, 3

“Free running” 16-bit counter




High Byte
TCNT1H
TCNT3H

Low Byte
TCNT1L
TCNT3L

Timer/Counter 4

“Free running” 10-bit counter



What if we used Timer0 (8bit) instead of Timer3 (16bit)?


```
#include "teensy_general.h"
#define COMPAREVALUE 40000

int main()
{
    DDRC |=0x40;      //Port C6 as output
    set(TCCR3A,COM3A0); // set PC6 to toggle
    set(TCCR3B,WGM32); // Reset timer on OCR3A
    set(TCCR3B,CS30); // Turn on clock source
    OCR3A = COMPAREVALUE;

    while(1) ;
    return 0;
}
```

Change registers to TCCR0A,
TCCR0B and associated bits
Change pin and DDR to PB7

Teensy 2.0 Pinout (reminder)



Summary

- `set(register, bit)` to put 1 at **bit#** in **register**
- `clear(register, bit)` to put 0 at **bit#** in **register**
- Most **registers** start with 0's in all bits at reset.
- Timer subsystems run in parallel with main code.
- Look at medesign.upenn.edu for register summaries.
- Our Teensy boards ATmega32u4's run at 16Mhz