



Information Memorandum

June 2026

Disclaimer

This Confidential Information Memorandum (the “IM”) has been prepared by Deepgrid Semi Pvt Ltd (the “Company”) solely for the use of a limited number of sophisticated investors (“Investors”) in connection with their evaluation of a proposed equity investment in the Company by way of its Pre-Series A capital raise (the “Proposed Transaction”).

The information contained herein is strictly confidential and must be held in complete confidence. This IM and its contents may not be reproduced, used or disclosed without the prior written consent of the Company, and each Investor must not, directly or indirectly, communicate, disclose or distribute, or permit its affiliates or representatives to communicate, disclose or distribute, any such information to any other person, or reproduce this IM, in whole or in part, without the prior written consent of the Company. If you are not an intended recipient of this IM, please destroy all copies immediately.

This IM is not intended to form the basis of any decision to enter into any transaction with the Company, and neither this IM nor its delivery to any Investor will or is intended to constitute, or form part of, any offer to sell or solicitation of any offer to buy any securities or assets of the Company, nor shall it or any part of it form the basis of, or be relied upon in connection with, any contract. This IM does not constitute any form of financial opinion or recommendation, or any regulatory, accounting, legal or tax advice.

By receiving this IM, you acknowledge that (i) you are a sophisticated Investor who understands the risks associated with the Proposed Transaction; (ii) you are properly licensed and authorised to receive the information contained in this IM and to participate in the Proposed Transaction under all applicable laws and regulations; and (iii) you must seek your own financial and other professional advice and make your own independent assessment regarding the business, financial condition, prospects and creditworthiness of the Company and its affiliates, the terms of the Proposed Transaction, and any other matters referred to in this IM.

No liability, whether direct or indirect, in contract, tort or howsoever arising, is or will be accepted by the Company, any member of its group, or any of their respective directors, officers, employees, agents or advisers for the fairness, accuracy or completeness of the information (including all estimates, valuations, forecasts, assumptions or statements of opinion or expectation) contained in this IM, or in any other information supplied or made available, in writing or orally, in connection with the Proposed Transaction, or for the consequences of any reliance upon or other use of any such information. No representation or warranty, express or implied, is or will be made with respect to the fairness, accuracy or completeness of any of the information contained herein. Only those particular representations and warranties which may be made by the Company in definitive contractual documentation, if and when executed and subject to agreed limitations, shall have any legal effect.

In furnishing you with this information, the Company undertakes no obligation to provide you with further information, to update this information or any other information, or to correct any information contained herein or any omission therefrom. The information in this IM is subject to change, completion or amendment without notice. The Company reserves the right to amend the procedures relating to the Proposed Transaction, or to terminate any discussions or negotiations with you, at any time, and to conduct negotiations with multiple potential Investors simultaneously. The furnishing of this IM does not constitute any commitment on the part of the Company to proceed with any transaction.

This IM is not, and should not be construed as, investment research or a research recommendation under any applicable rules. All communications, inquiries, and requests for information relating to the Proposed Transaction should be directed only to the authorised representatives of the Company identified to you in writing.

India's First Full-Stack ADAS Company — Built on Its Own Transformer Silicon

Full Stack ADAS Kit · TSMC 28nm · ₹1Cr Defence Revenue

PRE-SERIES A · CAPITAL RAISE

Instrument:	Equity / Compulsorily Convertible
Raise Target:	USD \$4.0 – 5.0 Million

STRICTLY CONFIDENTIAL · FOR AUTHORISED RECIPIENTS ONLY

₹1,128 Cr

Revenue FY2032E

15

Provisional Patent Applications

6 Chiplets


One Tapeout · Six Markets

5M+ Trucks


MoRTH GSR 184(E) Mandate

An autonomous systems company that builds *its own silicon*

DeepGrid Semi sells complete, certified autonomy systems. We build the six-chiplet die underneath them because owning the chip is the only way to ship those systems at a price the market can pay — running AI good enough to be trusted with control of a vehicle.



One Chip, driving towards *Zero Accidents*



A single **\$3.17M tapeout** seeds an entire platform. The same **28nm chip** becomes bare silicon, then sensors and compute, which fuse into our **Systems** autonomy engine and are crowned by **Sentience** AI software — four business lines from one die. That cascade does two things at once: it drives India's **~1.77 lakh annual road deaths toward zero**, and it builds a **₹1,388 Cr business by FY32** that funds the mission. One chip, an ecosystem creator — compounding into both safer roads and a category-defining business.

Five Reasons This *Wins*

01

Why Now?

MoRTH GSR 184(E) enforcement is live — April 2026. Every N2/N3 truck sold after this date requires ADAS compliance. DGrid is shelf-ready with the only indigenous chipset validated to this specification. Regulatory floor, not a forecast.

02

Why This Product Wins?

We sell the full ADAS system — kit, AI models, and silicon. Owning the die is the moat: we tune the die to our heavy transformer and non-linear AI models, and ship the same capability at a fraction of import cost.

03

Why Customers Adopt?

Complete kit deployment — no separate sensor sourcing, 15–35 min installation. Upgrade ladder reuses Smart Mirror at every step. Fleet ROI < 2 years via insurance premium reductions alone. India-trained AI models understand cattle, autos, and unmarked lanes.

04




Why This Team?

Founder: 20 years, multiple exits (Evolgence IT, Datacentre). CTO: Standing architecture lead, 15 provisional patents filed Mar 2026, YOLOv11n measured at 40fps on FPGA. VLSI Top 8 Startups India.

05

Why Venture Scale?

One ~57mm² tapeout unlocks four independent business units. Silicon (₹75 Cr FY32), Sensors (₹34 Cr), Systems (₹1230 Cr), Sentience (₹50 Cr). Total group revenue: ₹1,388 Cr FY32. EBITDA margin reaches 37% at scale.



A Mandate-Driven Market with *No Indigenous Supply*

168,000

Annual road fatalities in India

60%+ addressable by ADAS intervention

< 5%

ADAS penetration across 70M vehicles

Lowest penetration among all major auto markets

5M+

N2/N3 trucks under GSR 184(E)

Captive retrofit mandate effective April 2026

₹61,000 Cr

India ADAS aftermarket TAM by 2030

3M+ addressable fleet vehicles

REGULATORY FRAMEWORK — LOCKED DEMAND

GSR 184(E) ★ KEY CATALYST

MoRTH mandate: ADAS (AIS-162/AIS-188) mandatory on all N2/N3 commercial trucks from April 2026. Deepgrid holds India's only indigenous chipset validated for this requirement. 5M+ truck captive retrofit and OEM market. This is a regulatory floor, not a forecast.

AIS-140

GPS + driver behaviour monitoring mandatory for commercial fleet. DGrid S100 chiplet provides the compliant AIS-140 telematics interface natively — built into every AD0–AD4 kit at no additional cost.


AIS-004

LDWS + FCWS + LKAS mandatory on all new M-category vehicles from 2025. Every new car sold in India must carry ADAS functions the DGrid AD0 kit covers at ₹50,000 — creating an aftermarket retrofit pull.

Supply Chain Shift

Post-2022 geopolitical fragility in semiconductor supply has made Indian OEMs actively seek domestic chip partners. There is no existing Indian alternative at this stage of development.

Full-Stack *ADAS Platform*



**One chip. One box. Full ADAS.
Transformers baked into silicon,
not glued on.**

DGrid Alpha Chipset

28nm TSMC · 39.3 TOPS INT8

3D tensor cube architecture

Integer-first · ASIL-D path

64 PCORES · 600 MHz ALU

<\$3 die · ~\$30 board BOM

D-Drive AI Model

E2E transformer VLA loop

No HD maps — Indian roads

Carla-validated · ONNX ready

AD1 – AD4 variants

Trained on India-specific data

Full System Kit

AIS-162/188 cert (NATRAX)

Drive-by-wire CAN actuator

M.2 plug-in form factor

₹2–2.5L mandate-ready kit

Ships Q3 2026 · Embedded IoT

6 Cameras. One Chip. 8.6ms of 33.3ms Budget.

$64 \times 512 \text{ MACs} \times 600\text{MHz} \times 2 \text{ ops} \div 10^{12} = 39.3 \text{ TOPS INT8} \cdot 74\% \text{ headroom} \cdot \text{PrimeSoC: FEASIBLE}$


Flat broadcast vs 8x8x8 cube cascade.

A flat 8x8 matrix unit (SoC1.2) needs 8 cycles to consume K. The 8x8x8 cube (SoC2) consumes K in one cycle by stacking 8 multiply layers — same answer, different geometry. Each PCORE feeds from a local register file (648 MAC inputs), so weights stay resident and the array never stalls waiting on memory.

K=1 → K=8 SEQUENCE:
K=2 → 9.8T · K=4 → 19.7T · K=6 → 29.5T · K=8 → 39.3T ✓


PARAMETER	VALUE
Process	TSMC 28nm HPC+
Architecture	Single die ~57.1 mm ²
Total MACs	32,768 (64 × 512)
Clock	600 MHz
Peak INT8	39.3 TOPS
LPDDR5 bandwidth	102.4 GB/s
AD2 frame budget	8.6ms / 33.3ms (74% free)
NRE	\$2.42M one-time
DERIVATION: $64 \times 512 \times 600\text{M} \times 2 \div 10^{12} = 39.3 \text{ TOPS INT8}$ · PrimeSoC March 2026: FEASIBLE ✓	

The compute box: *11 sensors in, AD2 out, 8.6 ms.*




Our own SoC fuses 7 RGB + 2 thermal + front/rear 4D radar in 8.6 ms of the 33.3 ms frame (74% headroom). We sell the compute — not assembled hardware.

3b. Smart Mirror Tower. *Zero blind spots.*



Two retrofit mirror towers + dual in-cab cams + front/rear 77 GHz radar — full surround coverage with animal and cyclist detection in adverse conditions.

3c. Flat $8 \times 8 \rightarrow 8 \times 8 \times 8$ cube. *K becomes hardware depth.*



$8 \times 8 \times 8$ systolic cube $\cdot 512$ MAC/cycle — one K-slice retires every cycle. $64 \text{ cubes} \times 512 = 32,768 \text{ MACs @ } 600 \text{ MHz} \rightarrow 39.3 \text{ TOPS}$.

ADAS Product Family · ₹50K to ₹4L · *One Common Platform*

AD0	AD1	AD2	AD3	AD4
Passive Alerts	Indoor L4 Autonomy	Full Road L2+	L3 Conditional Auto	L4 Full Autonomy
₹50,000	₹1,00,000	₹2,00,000	₹3,00,000	₹4,00,000
SAE Level: Passive	SAE Level: SAE L4	SAE Level: SAE L2+	SAE Level: SAE L3	SAE Level: SAE L4
Sensors: 1× Camera	Sensors: 1× Cam + LiDAR	Sensors: 6 Cam + 2 Radar + LiDAR + 4 US	Sensors: 4 Cam + 2 Radar + LiDAR + 4 US	Sensors: 8 Cam + 4 Radar + 2 LiDAR + 8 US
SaaS/yr: ₹5K/yr	SaaS/yr: ₹10K/yr	SaaS/yr: ₹10K/yr	SaaS/yr: ₹15K/yr	SaaS/yr: ₹25K/yr
Best For: 3W · School Bus · Shared Auto	Best For: Warehouse · Port AGV · Campus	Best For: Trucks · Cabs · Fleet	Best For: Premium Cars · Trucks · OEM	Best For: RoboTaxi · Autonomous Freight
FPGA GM: ~82%	FPGA GM: ~67%	FPGA GM: 46.7%	FPGA GM: ~55%	FPGA GM: ~50%
ASIC GM: ~84%	ASIC GM: ~80%	ASIC GM: 84.4%	ASIC GM: ~83%	ASIC GM: ~84%
AIS-004 LDWS+FCWS · <5W · 15 min install	Geofenced L4 · ≤25km/h · ±5cm obstacle stop	★ Primary Wedge 40fps YOLOv11n · 12-bit Radar	CAN FD vehicle commands · Highway autopilot	Driverless · Remote ops · Drive-by-wire

Upgrade Ladder

Mirror reused at every step. AD0→AD2 upgrade = ₹1.60L. AD2→AD3 = ₹1.20L. All variants share one fleet dashboard and OTA infrastructure. Customer retention: switching away means losing the dataset-trained AI.

YOLOv11n at 40fps — Measured, Not Simulated

Autonomous Truck DaaS ₹2.5L/truck/yr (93% GM SaaS subscription). Seaport AGV fleet ops ₹45.3L/AGV/yr (92% GM, electric, no fuel). Fleet health SaaS via H100 wearable — ₹8L/truck/yr. All 90%+ GM recurring.

Market & Pricing — 3 to 7× Cheaper Than Every Import

India-first pricing built for mass adoption — same AIS certification · *Built in India* · *Ships Q3 2026*

MARKET OPPORTUNITY

Global ADAS market by 2027	\$83.98B
India SAM (5M+ trucks mandated)	₹85,000 Cr
Retrofit market (9Cr vehicles)	₹4,50,000 Cr
DGrid addressable (mandate wave)	₹8,500 Cr

IMPORTED ALTERNATIVES

Mobileye EyeQ Camera-only · no radar fusion	₹5–8L
Continental ARS Radar stack only · no AI chipset	₹8–12L
Nvidia Orin GPU · not AIS certified in India	₹12–18L
Qualcomm SA8295 No indigenous supply or cert path	₹10–15L
DGrid Full Kit (AD2) AIS-188 · indigenous · mandate-ready	₹2–2.5L

5. CHIPLET ARCHITECTURE — SIX-CHIPLET COMBO DIE

~57.1mm² · TSMC 28nm HPC+ · *One Tapeout, Six Independent Revenues*

57.1mm² COMBO DIE Process TSMC 28nm HPC+ NRE \$2.42M MPW Shuttle ~\$630K (Muse/GSME) Yield 96.7% Patents 15 (Mar 2026) FAB Muse/GSME MPW	A100	AI / ADAS Processor	64 PCORES x 512 MACs = 32,768 MACs · 39.3 TOPS INT8 · 40fps YOLOv11n (measured) · 6-camera MIPI CSI-2 · core compute for all AD0–AD4 kits
	R100	Radar DSP	12-bit native ADC · 77GHz FMCW + 4D Radar + 60GHz mmWave · FFT engine + CFAR detector · TI AWR2243 fully eliminated in RTL
	T100	Edge AI / Thermal / LiDAR	LiDAR point cloud DSP · Thermal camera ISP (LWIR MIPI) · ONNX runtime · Autonomous Truck edge inference (₹45L ASP) · T100 IP licensing SaaS (90% margin)
	D100	Defence Secure Compute	AES-256 secure enclave · Lockstep RISC-V (ASIL-B) · ECC SRAM · Humanoid + UGV + Drone SoC · ₹1 Cr institutional defence revenue RECEIVED Q1 2026
	S100	SDV / Vehicle Gateway	CAN FD x4 · Ethernet TSN (IEEE 802.1Qbv) · AUTOSAR Adaptive · OTA update engine · V2X (C-V2X/5G-NR) · AIS-140 telematics built in
	H100	Health AI Processor	24-bit bio-ADC · ECG/EEG/SpO2 inference · <1mW continuous · Driver fatigue + AEB integration (Patent 14) · Fleet health SaaS ₹8L/truck/yr

The DGrid Alpha Architecture: Why *200× Utilization Changes Everything*

200× Compute Utilisation — The Real TOPS Myth

Competing systems (Huawei MDC 810: 400+ TOPS) achieve 1–5% hardware utilisation on ADAS workloads due to architectural mismatch. DGrid's batch dispatch firmware (Patent 1) decouples inference execution from RISC-V host supervision — ALU is active 200× longer per cycle. Same real-world fps as a 200+ TOPS system, at 68.7 effective TOPS on a 42mm² die (TSMC 28nm, \$630K NRE) vs 7nm tapeout at \$15M+.

12-Bit Native Radar ADC — The Asymmetric Safety Advantage

Every competitor (TI AWR2944, NXP S32R) re-quantises radar ADC output to INT16, discarding 4 bits of dynamic range. R100's 12-bit native radar ADC delivers 4× better target detection sensitivity in low-SNR conditions (monsoon, fog) by preserving full dynamic range.

India-Trained AI Models — A Data Moat That Compounds

Global ADAS models trained on European/US data fail on Indian conditions: cattle, three-wheelers, unmarked lanes, oncoming traffic in fog. Model 0/1/2 trained on Indian datasets. Not replicable by importing a foreign chip — requires being in the Indian market first. Every km driven compounds the advantage.

WHAT CANNOT BE REPLICATED

Batch Dispatch Firmware (Patent 1)

RISC-V host decoupled from ALU. Co-designing the firmware and hardware architecture took 18 months of FPGA iteration — cannot be replicated from a spec sheet.

6-Chiplet Combo Die

64 PCORES × 512 MACs = 32,768 MACs on ~57.1mm². Replicating this requires 6 separate tapeouts at ~\$15M+ total NRE — plus six qualification cycles.

12-Bit Native Radar

Patent 9 — full radar dynamic range preserved. Competitors cannot add this without redesigning their ADC-to-processor interface from scratch.

ONNX Runtime OTA

Open model runtime: customers push model updates without hardware changes. Creates switching cost and a data/network effect that grows with fleet size.

India Road Dataset

Trained on Indian driving data. Performance on cattle, fog, unmarked lanes is structurally superior. Not replicable by importing a foreign chip.

16.76 PFLOPS FP4 in a liquid-cooled box

DGrid MicroDC-A1 packages our SoC4-A datacenter AI chip with automotive-grade IP heritage into a 4U rack-mount module for edge datacenter deployment. One chassis · Four SoC4-A chips · 16.76 PFLOPS FP4 peak · ~12 PFLOPS sustained projected. Cold-plate liquid cooling at 1,120 W. Sovereign-IP silicon — designed in India for India and GCC sovereign-AI infrastructure.

COMPUTE (PEAK) 16.76 PFLOPS FP4 dense · 4 chips × 4.19 PF	COMPUTE (SUSTAINED) ~12 PFLOPS FP4 projected · pending SoftHier	POWER ENVELOPE 1,120 W 4 × 280 W cold-plate
MEMORY 256 GB LPDDR5X · 4 × 64 GB	FORM FACTOR 4U 19" rack-mount · ~600 mm	NETWORK 1 Tbps 2 × 400 GbE + 2 × 100 GbE

USE CASE 01

Sovereign-AI inference.

India and GCC governments, telecom, and BFSI customers need on-premise AI inference that doesn't leave the jurisdiction. One MicroDC-A1 runs ~12 PFLOPS sustained — enough for ~50 concurrent users on a 70B-parameter LLM, or ~200 users on a 13B model.

USE CASE 02

RoboTaxi Fleet Compute.

Robotaxi operators need centralized compute for fleet perception aggregation, route planning, and OTA model updates. Same SoC4-A silicon as deployed in-vehicle — unified software stack across edge and central.

USE CASE 03

Telecom Edge Inference.


5G/6G edge sites need sub-10ms inference for AR/VR and network optimization. MicroDC-A1's 4U footprint fits standard telecom edge cabinets; liquid cooling enables deployment without facility upgrades.



Compute — Per Chassis		System / Mechanical — Per Chassis	
Parameter	Specification	Parameter	Specification
SoC4-A chips	4	Form factor	4U rack-mount
Tiles total	4,096 (1024 × 4)	Dimensions (W×D×H)	~482 × 750 × 178 mm
FP16 dense peak	4.19 PFLOPS	Weight (filled)	~38 kg
FP8 dense peak	8.38 PFLOPS	Cooling	Cold-plate dielectric (3M Novec)
FP4 dense peak	16.76 PFLOPS	Coolant inlet	25°C nominal · 20–35°C range
FP4 sustained (proj.)	~12 PFLOPS	Power envelope	1,120 W (4 × 280 W chip)
L2 cache total	256 MB	PSU	1+1 redundant, 1,600 W each
DRAM total	256 GB LPDDR5X-9600	Network	2 × 400 GbE + 2 × 100 GbE
Memory bandwidth	~1.84 TB/s aggregate	Management	BMC + IPMI 2.0 + Redfish

DISCLAIMER: Conceptual product. SoC4-A silicon targets Q3 2029 tape-out; MicroDC-A1 chassis ships 2030+. All performance numbers are peak dense theoretical from architecture spec; sustained numbers are projected, pending SoftHier simulator validation. All numbers provisional pending first silicon.

De-Risking Already Achieved — *Concept Through Validated Silicon*



TECHNICAL VALIDATION — KEY PROOF POINTS

YOLOv11n at 40fps — Measured, Not Simulated Live on Artix-7 200T FPGA. 3.97M parameters, 263 layers, 80 classes, 24.8ms latency. Object detection at full L2+ ADAS spec. No simulation.	₹1Cr Defence Revenue Received Institutional defence revenue received on FPGA hardware Q1 2026. Commercial purchase intent confirmed before ASIC. MCEME ₹88L pipeline active.
TI AWR2243 Fully Eliminated R100 radar RTL (fmcw3-extended) replaces the TI AWR2243 DSP entirely. No third-party radar processor dependency in production silicon.	Manufacturing Partners Engaged EmbeddedIoT (Hyderabad): PCBA + QFN-128 packaging via MuseSemi. Sulakshna: 6-layer automotive PCBs. Supply chain defined and contracted.
PrimeSoC Feasibility Submitted DGrid-FS-001-2026 and DGrid-FS-002-2026 feasibility reports + physical design plan DGrid-PD-001-2026 (RTL→GDS flow) filed.	IBBI-Certified Valuation Refreshed IBBI valuation in progress with Nishant Loya (IBBI/RV/06/2021/14436). Valuation certificate expected prior to term-sheet signing.

Competitor Analysis — Where We Win and *Where We Don't Pretend To*

BU01 SYSTEMS

The aftermarket lane the global Tier-1s don't address

WIN MECHANISM: AIS-004 Retrofit Certification

	OEM-only channel. Aftermarket retrofit is structurally unaddressed. AD1 ₹1.2L vs SuperVision ~₹3.5L — different price band entirely.	HIGH
	Sells premium modules. Smart Mirror undercuts Bosch dashcam tier by ~60%. Indian Tier-2/3 OEM channel is open lane.	MED
Renesas	Steradian Semiconductor — now Renesas. Sells the chip; we ship the integrated pod and own system integration + platform.	MED
	AIS-188 audit framework restricts Chinese silicon in Indian defence-adjacent/government fleet segments.	LOW

INTENSITY: HIGH

CONTESTED

BU02 SEMI

Competing with global semi — TI, NXP, Renesas, Nvidia

WIN MECHANISM: IndiaAI Mission Indigenous Preference + India Price-Point

	Import-dependent. AIS-188 + IndiaAI Mission indigenous preference favours Indian alternatives for SoC4 sovereign AI buyers.	HIGH
	12–18 months ahead on silicon (12nm tapeout). IoT/CCTV-focused, not ADAS. Different application surface; gap in silicon maturity.	HIGH
	India price-point (\$50–250/chip SoC2.0) below their cost-recovery threshold. Per-OEM NRE 30–40% lower for India customisations.	MED
	MCU-first (RISC-V 700MHz). We are ADAS-first with SoC1→SoC4 generational roadmap. Different competitive surface.	LOW

INTENSITY: HIGH

BINARY

BU03 MOBILITY

The open Indian lane where Aurora can't operate

WIN MECHANISM: Genuine India White Space — No Local Competitor

	NA-only. Fort Worth↔El Paso routes. Zero Indian operations, zero Indian OEM partnership. Cannot bid iDEX ADITI 4.0 PS8.	NIL
	NA + US DoD mandate. Structurally excluded from Indian defence procurement by indigenous preference rules.	NIL
	€500K+/unit European spec vs DGrid ₹50L. India-condition AGV + indigenous preference for Sagarmala defence-adjacent ports.	LOW
Indian Competitors	Genuine open lane. This is the one unit where 'no Indian competitor' is unambiguously true. Risk is execution, not competition.	NIL

INTENSITY: LOW

OPEN LANE

BU04 ROBOTICS

The indigenous-procurement moat nobody else clears

WIN MECHANISM: Atmanirbhar Bharat Procurement Exclusion

	Import-dependent. Excluded by spec from new indigenous defence programmes. D-HUMR/D100 60–80% cheaper on India BoM.	LOW
	These are CUSTOMERS for D100, not competitors. They currently buy Ambarella/NVIDIA silicon. D100 design-in is the unlock.	NIL
	Different layer. Humanoid OEMs are customers, not rivals. D-HUMR provides compute underneath. Currently buy NVIDIA.	NIL
	Different layer. Humanoid OEMs are customers, not rivals. D-HUMR provides compute underneath. Currently buy NVIDIA.	NIL

INTENSITY: LOW–MED

DEFENSIBLE

The Only Vendor That Is India-Native, AIS-004 Compliant, *and Sub-₹4L*

HEAD-TO-HEAD COMPARISON

Vendor	Product	India-Trained AI	AIS-004 Native	Sub-₹4L Kit	Domestic IP	12-bit Radar	India Footprint
	A100	✓	✓	✓	✓	✓	✓
	MDC 610	✗	~	✗ (₹6–12L)	✗	✗	~
	EyeQ6	✗	~	✗	✗	✗	~
	Orin NX	✗	✗	✗	✗	✗	✗
	TDA4VM	✗	~	~	✗	✗	~

ADDRESSABLE SEGMENTS

Commercial Trucks GSR 184(E) · AD2/AD3
Cab & Ride-Hailing Insurance incentive · AD0/AD1
Warehouse/Port AGV Opex efficiency · AD1+T100
Autonomous Freight ₹650/tonne economics · AD4+T100 DaaS
Defence/Paramilitary DRDO/MCEME · D100/D-HUMR
OEM Chipset Licensing Tata/Mahindra/Maruti · A100/S100 IP
Fleet Health SaaS Driver fitness law · H100 Wearable
Seaport Logistics AGV fleet ops · ₹45.3L/yr/unit


The Substitution Barrier

Foreign ADAS chips were designed for European/US roads, lane markings, and traffic patterns. They cannot be software-patched to understand Indian driving conditions — that requires retraining the underlying AI models on Indian data, which requires collecting Indian data, which requires being in the Indian market first.

DGrid has a first-mover data advantage that compounds with every kilometre its systems drive. Every fleet deployment deepens the dataset moat. Every OTA model update widens the performance gap. This is not a temporary head-start — it is a structural first-mover advantage reinforced by the regulatory mandate that ensures Indian OEMs must use India-certified solutions.

INDUSTRY STRUCTURE · THE COMPRESSION OF THE ADAS LAYER

The Software Layer Is Being Squeezed — *We Own All Three Layers*



AREAS OF EXPANSION — DEEPGRID ALREADY IN ALL THREE

L4 Autonomy Stacks & Vehicles

AD4 · D-Drive — live

Robotics / Embodied AI

D100 · D-HUMR — ₹1 Cr revenue

In-house Semiconductor Design

DGrid Alpha — our core

Pure-play ADAS software is entering the squeeze zone — OEMs absorbing the stack from above, chipmakers pushing up from below. DeepGrid owns the silicon, the AI models, and the system, and is already executing on every expansion route — so *the compression that threatens point players is the consolidation we are built to win.*

EBITDA to ₹536 Crore by FY2032 • *FPGA-First* → *ASIC Scale*

CONSOLIDATED P&L SUMMARY and MARGIN ANALYSIS

Particulars (In Cr.)	FY2027	FY2028	FY2029	FY2030	FY2031	FY2032
Revenue	6.0	41.2	144.7	351.4	731.5	1388.0
COGS	2.8	10.8	30.1	62.0	106.9	161.5
Gross Profit	3.2	30.4	114.6	289.3	624.6	1226.5
Gross Margin (%)	53%	74%	79%	82%	85%	88%
Overheads						
Payroll	2.1	5.1	9.0	13.1	22.4	42.6
R&D Expenses	1.7	12.9	42.8	104.5	208.3	377.9
Sales & Marketing	0.6	5.9	20.1	47.1	94.4	172.2
G&A	0.6	3.9	13.0	28.1	58.5	97.2
Total Overheads	5.0	27.8	84.9	192.9	383.7	689.8
EBITDA	-1.8	2.6	29.7	96.5	240.9	536.6
EBITDA Margin (%)	-30%	6%	21%	27%	33%	39%

Overheads	FY2027	FY2028	FY2029	FY2030	FY2031	FY2032
R&D % of revenue (total)	29%	31%	30%	30%	28%	27%
of which: run-rate R&D %	22%	16%	16%	14%	12%	10%
Sales & Marketing % of revenue	9%	14%	14%	13%	13%	12%
G&A % of revenue	10%	10%	9%	8%	8%	7%
D&A % of revenue	2%	2%	2%	2%	2%	2%

MARGIN EXPANSION STORY

FPGA Phase (FY2027)

53.0% GM

FPGA module ₹65K = 61% of AD2 BOM. Validation phase — hardware-heavy economics.

ASIC Transition (FY2028)

74.0% GM

28nm ASIC die: ₹1,750 (~\$21) replaces ₹65K FPGA module. AD2 GM jumps 46.7% → 84.4%.

ASIC Scale (FY2030)

82.0% GM

Volume production + SaaS revenues kick in. T100 AI Licence (90% GM) becomes material contributor.

Full Scale (FY2032)


88.0% GM

Blended portfolio at scale. ₹1,338 Cr revenue. This is the semiconductor business model: one-time R&D, near-infinite margin scale.

Revenue to ₹1,128 Crore by FY2032 • *FPGA-First* → *ASIC Scale*

Revenue by Business Line: FY2027 - FY2032


Diversifying lines (silicon, sensors, SaaS) grow from near-zero to ~₹160 Cr combined.



Year	Silicon	Sensors	Systems	Sentience
FY2027	0.0	0.4	5.6	0.0
FY2028	0.4	1.5	39.4	0.0
FY2029	3.8	4.0	135.0	2.0
FY2030	12.0	9.0	324.4	6.0
FY2031	33.0	18.5	662.0	18.0
FY2032	75.0	33.5	1229.5	50.0

Revenue by Product Category: FY2027 - FY2032


Top 3 categories are ~88% of FY32 — concentration is real and worth owning.



Year	Chipsets	Sensors	Robotics	Mobility	Compute	Software
FY2027	0.0	0.4	2.1	3.5	0.0	0.0
FY2028	0.4	1.5	6.4	27.1	5.9	0.0
FY2029	3.8	4.0	20.1	101.1	13.8	2.0
FY2030	12.0	9.0	44.0	251.5	28.8	6.0
FY2031	33.0	18.5	89.6	516.0	56.4	18.0
FY2032	75.0	33.5	153.0	966.2	110.3	50.0

Overhead Margins: FY2027 - FY2032

Recurring revenue (TaaS + SaaS) reaches ₹116 Cr, ~8% and rising.



Year	OEM Supply	Product Sales	Rental / TaaS	SaaS
FY2027	0.0	6.0	0.0	0.0
FY2028	0.4	37.5	3.3	0.0
FY2029	3.8	132.4	6.6	2.0
FY2030	12.0	316.9	16.5	6.0
FY2031	33.0	647.5	33.0	18.0
FY2032	75.0	1197.0	66.0	50.0

Cost Clarity — Three Numbers *VCs Always Confuse*

NRE (one-time design cost) vs per-chip cost vs board BOM — these are three completely different numbers.

~\$3M

NRE Cost

(one-time, paid once)

28nm tape-out: Muse/GSMC MPW. Our total upfront design cost. Nvidia spends \$100M+ on NRE — we spend \$2M because our architecture is purpose-built, not general-purpose.



<\$4

Die Cost

(at 1M chips)

At mass production of 1 million chips, our die cost is <\$4. From Muse/GSMC quotation — verifiable. TSMC 28nm at 95% yield, mature node. Our fundamental cost advantage.



~\$30

Board BOM

(what we sell)

Die (\$3) + carrier board + connectors + packaging = ~\$30 full board BOM. At ₹2.5L ADAS kit price, gross margin reaches 84% at ASIC scale.



Raising Pre-Series A

₹45 Cr

≈ USD \$5.4M · Pre-Series A equity round

What ₹45 Cr buys

28nm tape-out · silicon in hand by Q1 2027

100-unit pilot + AIS certification

10-engineer RTL → GDS team for 18 months

ALREADY DE-RISKED



₹1 Cr

defence revenue in



40 fps

AI live on FPGA



15

patents filed



28nm

feasibility signed off

Pre Series A . \$5M Capital Allocation and *Value Creation Strategy*

USE OF PROCEEDS

~54%

ASIC Tapeout NRE (TSMC 28nm via Muse/GSME)

Six chiplets A100+R100+T100+D100+S100+H100. USD ~\$630K MPW Shuttle. 79-day fab cycle. 96.7% predicted yield. Production tapeout NRE budgeted in Series A

~16%

Engineering Team (10 FTEs × 18 months)

5 chip design + 3 firmware + 2 defence. India market rates ₹35K–₹45K/month. Complete RTL→GDS execution team.

~8%

AIS Certifications & Regulatory (ARAI/ICAT)

AIS-162/AIS-188 type approval — unlocks commercial N2/N3 truck sales under GSR 184(E) mandate.

~21%

Sales, BD & Working Capital

OEM evaluation samples, fleet partner development, component inventory for first commercial batch.



18-MONTH MILESTONES POST-RAISE

M1 – M3

MPW Submission & FPGA Pilot Launch

- ▶ GDS delivery to Muse/GSME — MPW Phase 1 submitted
- ▶ FPGA 100-unit pilot firmware complete
- ▶ AD2 Smart Truck fleet pilot launch

M3 – M6

First Commercial Revenue & Defence Delivery

- ▶ AD2 fleet pilots generating commercial revenue
- ▶ MCEME ₹88L defence order execution begins
- ▶ AIS-162/AIS-188 certification submission (ARAI/ICAT)

M6 – M12

ASIC Silicon Return & OEM Evaluation

- ▶ TSMC 28nm first silicon — functional bring-up begins
- ▶ OEM evaluation samples dispatched (Tata, Mahindra)
- ▶ IDEX/DRDO engagement for D100 defence programme

M12 – M18

Series A Readiness ASIC Commercial Revenue

- ▶ ASIC-based product commercial revenue begins
- ▶ T100 SaaS AI Licence — first paying customers
- ▶ Series A fundraise initiated (₹100 Cr+ revenue visibility)

20 Years of Execution Proof — *The Team That Wins This Market*

ARAVIND PRASAD G

FOUNDER & CEO

B.Tech ECE, Bangalore University · Research Associate, IISc Bangalore (Speech Signal Processing, MATLAB) · Stanford SDRM Certification 2007

- **2024–Now Deepgrid Semi Pvt Ltd**
CEO & Founder. MoRTH mandate positioning. Defence procurement (MCEME). Capital raise execution. IP commercialisation.
- **2018–2024 Deepgrid Datacentre Pvt Ltd**
AI cloud integration: Hyundai Glovis, Pike Electric, Odastra, Mapsol — multinational AI engagements using predictive analytics, NLP, multimodal LLMs.
- **2005–2017 Evolgence IT Solutions Pvt Ltd**
12 years: telecom, mobile apps, face recognition. Writink (30K freelance writers). 9Nodes (1M+ daily M2M msgs). 9 Connections (1M+ daily call volumes, merged into Evolgence Telecom).
- **2010–2016 Evolgence Energy Limited**
Solar energy R&D and photovoltaic power generation. Demonstrated multi-domain entrepreneurship across technology and energy.
- **2003–2005 Flud Media**
Developed AdWords bidding software — early algorithmic ad tech. Foundation for AI-driven business building.

AYAS KHAN

STANDING CTO · SEMICONDUCTOR ARCHITECTURE LEAD

M.Tech Physics, IIT Gandhinagar

- ▶ Architect: DGrid Alpha Matrix ALU → 3D Tensor Cube Roadmap
- ▶ FPGA validation complete: Artix-7 200T · YOLOv11n 40fps measured
- ▶ Fully eliminated TI AWR2243 — R100 RTL (fmcw3-extended) end-to-end
- ▶ PrimeSoC feasibility: DGrid-FS-001/002-2026 · Physical design: DGrid-PD-001-2026
- ▶ AI model architecture: Model 0 (AD0) · Model 1 (AD1 L4) · Model 2 (AD2–AD4 road)
- ▶ 15 provisional patent architecture (IN2026/DGR/001–015) — complete IP coverage
- ▶ EDA toolchain: Cadence Innovus · Synopsys DC/PrimeTime · Mentor Calibre

18-MONTH POST-RAISE TEAM · USD \$500K–\$600K

Chip / Silicon Design — 5 Engineers

RTL for all 6 chiplets · Physical design (PnR/STA/DRC) · MPW Phase 1 submission · GDS delivery to Muse/GSME · Silicon bring-up

Firmware / Embedded SW — 3 Engineers

FPGA 100-unit pilot firmware · ONNX runtime · T100 AI Licence SaaS · AUTOSAR Adaptive on S100 · OTA infrastructure

Defence Applications — 2 Engineers

D100 secure enclave · D-HUMR humanoid firmware · D100 Drone SoC · MCEME ₹88L pipeline delivery · iDEX/DRDO engagement

DEEPGRID SEMI

Towards Zero Accidents on Indian Roads

Pre-Series A · USD \$4.0–5.0M

WHY ACT NOW

Four Reasons to Move

MoRTH GSR 184(E) is live

Trucks must comply from April 2026. Revenue is locked by regulation — not dependent on market adoption.

₹1Cr defence revenue confirmed

Commercial purchase intent proven on FPGA hardware before ASIC availability. Non-speculative.

TSMC MPW window is finite

79-day fab cycle. The next MPW lot allocation closes when capacity fills. Timeline is real.

15 Provisional Patent Applications expire on March 2027

Provisional applications must be converted to complete specs within 12 months of priority date.

EXIT VECTORS

Strategic M&A

Tier 1 OEM / Semiconductor Major

Comps: Mobileye (NASDAQ, MBLY, 10B Market Cap, 3.3x EV/Rev) ·

6-chiplet combo die + validated India-market ADAS + defence IP = rare full-stack acquisition target. One deal eliminates 6 separate NRE cycles for the acquirer.

IPO / Series B

NSE Emerge → Main Board

Comps: India PLI Scheme: ₹76,000 Cr semiconductor incentive pool

India's first fabless semiconductor IPO story. Government-mandated revenue visibility. SEBI DRHP pathway opens post ₹100 Cr revenue (FY2029 target).

Defence Carve-Out

D100 + D-HUMR as standalone SPV

Comps: iDEX winners · DRDO · ANIC · NaBFID Defence

₹1 Cr defence revenue already received. ₹88L MCEME pipeline active. D100 can be ring-fenced for sovereign-aligned capital independent of ADAS timeline.

Founders & *Core Leadership*

Aravind Prasad G

FOUNDER & CHIEF EXECUTIVE OFFICER

B.Tech ECE, Bangalore University · Research Associate, IISc Bangalore (Speech Signal Processing) · Stanford SDRM Certification, 2007

- ▶ **20 years, multi-domain founder.** Evolgence IT Solutions, Deepgrid Datacentre, Evolgence Energy — telecom, AI cloud, solar.
- ▶ Owns **MoRTH GSR 184(E) positioning**, defence procurement (MCEME), and capital-raise execution.
- ▶ Prior multinational AI engagements: Hyundai Glovis, Pike Electric, Mapsol — predictive analytics, NLP, multimodal LLMs.
- ▶ Single point of commercial accountability across all four business units.

Ayaz Khan

CTO · SILICON ARCHITECTURE LEAD

M.Sc. Physics, IIT Gandhinagar · Standing CTO on track to full-time by Q1 FY28

- ▶ **Architect** of the DGrid Alpha matrix ALU → 3D tensor-cube roadmap and the SoC2 28nm design.
- ▶ FPGA validation lead: **Artix-7 200T, YOLOv11n at 40fps measured** (not simulated).
- ▶ Authored R100 radar RTL (fmcw3-extended) — **TI AWR2243 fully eliminated** in production silicon.
- ▶ Lead on 15 provisional patents (IN2026/DGR/001-015). EDA: Cadence Innovus · Synopsys DC/PrimeTime · Calibre.

BOARD & OFFICERS

PART-TIME DIRECTOR · CMO

Prashant Sadanand

OEM go-to-market

Part-time Director and Chief Marketing Officer. Owns OEM go-to-market strategy and commercial positioning across the ADAS product family.

VIRTUAL CFO

Jayesh Loya

Chartered Accountant

Virtual CFO (CA). Financial controls, statutory compliance, fundraise documentation, and capital-structure management for the Pre-Series A round.

INDEPENDENT DIRECTOR

Krishna Mohan R

Senior Director, Citadel Group

Independent Director. 20 years in corporate governance as a Senior Director at Citadel Group — board oversight and governance discipline ahead of the IPO pathway.

A 30-Person Team — *Today and Post-Raise*

CURRENT TEAM — BY FUNCTION

SILICON / HARDWARE10	AI / PERCEPTION6	FIRMWARE / SOFTWARE7	DESIGN / TEST / G&A5
Arun Saathappan Sundaraam · Koushik B Sr. Digital IC Design Engineers Santu Sardar · Chandana Pokala Digital IC Engineers Shrivardhini Indla · Siddhartha V. S. Bade Digital IC Engineers Ananya Sindam · Srikar Varma Penmetsa RTL Engineers Haritha Palgunam · Rajesh Hembram Silicon Verification · Hardware Engineer	Aryaman Anil Kaprekar ADAS Engineer · perception lead Vishista Reddy Mandala AI Engineer S. Haemanth Ruban AI Engineer Shankar Pathlavath AI Engineer Rahul Aka AI Firmware Engineer Kodali Paani Chowdary Python Developer (Intern)	Saiteja Jampula · Bhavagna Bathula Firmware Engineers Srikar Panuganti · Gopi Krishna Pulicharla Software Dev Engineers Snigdha Mohapatra Software Dev Engineer Govind Sarang Backend Engineer Srinath Panuganti Front-end Developer	Rehan Ahmed Siddiqui 3D Design & Hardware PCB Design Madhu Babu Mallappagari UI & Graphic Designer Sai Sreekar Tirumala Manual Testing R. K. Goverdhan · A. Govardhan G&A / support function Founders (2) counted in leadership; total org strength 30.

POST-RAISE HIRING PLAN — 20 FTES × 18 MONTHS · USD ~\$500K-600K

15FTE	Chip / Silicon Design RTL for all six chiplets · physical design (PnR / STA / DRC) · MPW Phase-1 submission · GDS delivery to Muse/GSME · silicon bring-up.	RTL → GDS
3FTE	Firmware / Embedded SW FPGA 100-unit pilot firmware · ONNX runtime · T100 AI-Licence SaaS · AUTOSAR Adaptive on S100 · OTA infrastructure.	SYSTEMS
2FTE	Defence Applications D100 secure enclave · D-HUMR humanoid firmware · D100 drone SoC · MCEME ₹88L pipeline delivery · iDEX/DRDO engagement.	ROBOTICS

14C · PARTNERS & ADVISORS

Strategic, Financial & *Silicon Partners*

STRATEGIC, FINANCIAL & DEFENCE

STRATEGIC ADVISOR

Venkat Simhadri

Ex-CEO, MosChip Technologies (Nasdaq-listed)

Semiconductor commercialisation, fabless go-to-market, and listed-company governance. Guidance on the SoC roadmap, OEM design-in, and capital-markets readiness.

REGISTERED VALUER

Nishant Loya

IBBI/RV/06/2021/14436

IBBI-registered valuer for the refreshed company valuation. Independent valuation certificate to be issued prior to term-sheet signing, supporting the Pre-Series A capital structure.

DEFENCE REFERENCE

Col. Mitesh Rana

MCEME · institutional defence reference

Live reference contact for the ₹1 Cr defence engagement and the active ₹88L MCEME pipeline — institutional validation of the D100 / robotics business unit.

FAB / MPW

Muse Semi / GSME

TSMC 28nm HPC+ MPW shuttle

Contracted MPW shuttle for the six-chiplet combo-die tapeout (~\$630K). 79-day fab cycle; production NRE budgeted in the Pre-Series A round.

SILICON ADVISORY & MANUFACTURING PARTNERS

SPEC TO SILICON EXECUTION

Jangi Reddy N

SmartSoC · spec-to-silicon execution

Owns spec-to-silicon execution for SoC2 — spec to GDS-II to foundry to silicon bring-up: floorplanning, place-and-route, STA, and DRC/LVS sign-off on the 28nm flow, through tapeout and first-silicon validation.

IP PARTNER

PrimeSoC

Bangalore · Jebaselvi Johnson (CEO) · design IP

IP partner for the SoC2 programme. Authored feasibility reports DGrid-FS-001/002-2026 and physical-design plan DGrid-PD-001-2026; confirmed the architecture as **FEASIBLE**.

PHY IP

Terminus Circuits

Shankar Reddy (CEO) · PHY IP

PHY IP partner supplying the hard-macro interface IP (high-speed PHY blocks) for the 28nm die — the mixed-signal layer Deepgrid does not develop in-house.

FPGA BOARD FAB

Anamya Technologies

Manipal / Udupi

FPGA board fabrication and assembly partner — builds the Artix-7 200T prototype boards and carrier PCBs that run the current AD-series pilots ahead of ASIC silicon.

Innovation Under PhD Supervisors & *R&D Advisors*

ANRF LEAD PI Dr. Ramesh Patel IIT Tirupati · Electrical Engineering Assistant Professor; Ph.D. UNIST (S. Korea); ex-Ericsson antenna architect. Antenna system architecture, 5G base-station antennas, mm/THz detectors. Lead PI, ANRF MAHA Drones secure-SDR consortium.	ANRF CO-PI Dr. M.V. Kartikeyan IIT Tirupati · Electrical Engineering Fellow IEEE / INAE / IET / IETE; Alexander von Humboldt Fellow. RF and antenna architecture, computational EM modelling, propagation analysis. Co-PI, ANRF MAHA Drones consortium.	R&D ADVISOR Prof. C. Krishna Mohan IIT Hyderabad · CSE Dept. Professor (HAG); Ph.D. IIT Madras. Heads the VIGIL lab — intelligent transportation, autonomous-vehicle perception, and real-time edge-AI. Directly relevant to Deepgrid's perception stack and TiHAN linkage.	R&D ADVISOR Dr. K.T. Satyajith IMJ Institute of Research · Founder Director Ph.D. Physics, Bangalore University; 20+ years in experimental physics. Atomic physics, ion trapping, precision spectroscopy and quantum computing. Heads the Delta Q research department at IMJIR.
--	--	---	---

Sources: Patel & Kartikeyan per submitted ANRF proposal (ANRF/DRN/2026/000566); Krishna Mohan per IIT Hyderabad faculty page; Satyajith per IMJIR. Confirm each advisor's formal engagement status before this enters the data room.


Real hardware. Real road. Real output.




DGrid ADAS truck · full-kit integration




SmartMirror · live detection + lane keeping



Camera + compute · coin for scale



Indian-road perception · depth + semantic + LiDAR



Object detection @ 40 fps on FPGA



D-Drive autonomous vehicle · T-Works



D-Drive · live on-road autonomy



D100 humanoid + UGV · defence robotics