### **AXI-Stream Processor Design Document**

### Overview

The AXI-Stream Processor is a parameterizable Verilog module that processes AXI-Stream data with a selectable TDATA width (32 or 64 bits). It supports three modes controlled via AXI-Lite registers: pass-through, byte reversal, and constant addition. The module ensures proper AXI-Stream protocol compliance, including backpressure, TLAST, and TKEEP handling.

#### Architecture

- Input Stage: Accepts AXI-Stream data (TDATA, TKEEP, TLAST, TVALID) and handles backpressure using TREADY.
- Processing Stage: Selects the operation based on the AXI-Lite mode register:
  - Mode 0: Passes TDATA unchanged.
  - Mode 1: Reverses byte order within each word using a function.
  - Mode 2: Adds a constant (from AXI-Lite register) to TDATA.
- Output Stage: Drives the AXI-Stream master interface with processed data, propagating TKEEP and TLAST.
- Control: AXI-Lite interface provides two registers: mode (2 bits) and constant (TDATA\_WIDTH bits).

### **Assumptions**

- AXI-Lite interface is simplified to direct register inputs for simulation.
- TSTRB is assumed equivalent to TKEEP (common in AXI-Stream).
- Input data is aligned to the TDATA width.
- Clock frequency is assumed to be 100 MHz for timing analysis.

# **Optimizations**

- **Pipelining**: Single-cycle processing to minimize latency.
- Resource Sharing: Byte reversal uses a combinatorial function to avoid LUT overhead.
- **Backpressure**: Efficient TREADY handling to prevent stalls.
- Parameterization: TDATA WIDTH parameter allows reuse for 32/64-bit systems.

### Synthesis Results (Artix-7 XC7A100T)

- Resource Utilization (estimated):
  - LUTs: ~150 (32-bit), ~250 (64-bit) due to wider data paths.
  - FFs: ~100 (32-bit), ~150 (64-bit) for registers.
  - No DSPs or BRAMs used.

### Timing:

- Critical path: Byte reversal logic (combinatorial).
- Max frequency: >200 MHz (meets 100 MHz target).
- **Tools**: Vivado 2023.2 (assumed for estimation).

### Verification

- **Testbench**: Simulates all modes, backpressure, and edge cases (e.g., TLAST, partial TKEEP).
- Coverage: Tests mode transitions, constant addition overflow, and backpressure stalls.
- Edge Cases: Handles reset, invalid mode values (defaults to pass-through).

### **Potential Improvements**

- Add pipeline registers for higher clock frequencies.
- Implement full AXI-Lite slave interface for real-world integration.
- Support unaligned TDATA transfers.

#### **AXI-Stream Processor Design Document**

#### Overview

The AXI-Stream Processor is a parameterizable Verilog module designed to process AXI-Stream data with a configurable TDATA width (32 or 64 bits). It supports three operation modes controlled via AXI-Lite registers: pass-through (Mode 0), byte reversal (Mode 1), and constant addition (Mode 2). The module ensures AXI-Stream protocol compliance, including backpressure handling, TLAST propagation, and TKEEP support.

# **Block Diagram**

The block diagram (as shown in the first image) illustrates the module's interfaces:

Inputs:

- AXI-Stream Slave: s\_axis\_tdata[31:0], s\_axis\_tkeep[3:0], s\_axis\_tlast,
  s axis tvalid, s axis tready.
- AXI-Lite Control: constant value[31:0], mode[1:0].
- Clock and Reset: aclk, aresetn.

### Outputs:

 AXI-Stream Master: m\_axis\_tdata[31:0], m\_axis\_tkeep[3:0], m\_axis\_tlast, m\_axis\_tvalid, m\_axis\_tready.

The module processes input data based on the selected mode and forwards the result to the master interface, adhering to AXI-Stream handshaking.

## **Design Implementation**

#### Architecture

- **Parameterization**: The module supports a configurable TDATA\_WIDTH (default: 32 bits), as specified in the task requirements.
- Mode Selection:
  - Mode 0: m\_axis\_tdata = s\_axis\_tdata.
  - Mode 1: Reverses the byte order of s\_axis\_tdata (e.g., 12345678 becomes 78563412 for 32-bit).
  - Mode 2: Adds constant value to s axis tdata.
- **Backpressure Handling**: The module uses a single register stage to store data. s\_axis\_tready is asserted when the internal register is empty or the downstream interface (m\_axis\_tready) accepts data.
- TLAST and TKEEP: Both signals are propagated unchanged from input to output.
- Reset: aresetn (active-low) clears all internal registers.

#### RTL Schematic

The RTL schematic (from Vivado) shows the synthesized design:

- Logic Elements: The design uses LUTs for mode selection and byte reversal, an adder for Mode 2, and flip-flops for data registration.
- **Control Logic**: A multiplexer selects the operation based on mode. The byte reversal is implemented combinatorially, while the addition uses a simple adder.

• **Handshaking**: m\_axis\_tvalid is driven by an internal valid register, and s\_axis\_tready is computed based on downstream readiness.

#### **Simulation Results**

The waveform (from ModelSim) demonstrates the module's behavior:

- **Setup**: TDATA WIDTH = 32, CLK PERIOD = 10 ns.
- Reset: At the start, aresetn is low, resetting all signals.
- Mode Testing:
  - Mode 0 (Pass-through): s\_axis\_tdata = 37528559 is passed to m\_axis\_tdata unchanged.
  - Mode 1 (Byte Reversal): s\_axis\_tdata = 37528559 (hex: 23CDE029) is reversed to m\_axis\_tdata = 29E0DC32 (hex swapped).
  - Mode 2 (Add Constant): constant\_value = 18, s\_axis\_tdata = 15, resulting in m axis tdata = 2D (15 + 18 = 45).
- **Backpressure**: When m\_axis\_tready is deasserted, s\_axis\_tready drops, pausing the input stream until the downstream is ready.
- **TLAST and TKEEP**: Both signals are correctly propagated, with s\_axis\_tlast and s\_axis\_tkeep mirrored on the output.

## Synthesis Results (Artix-7 XC7A100T)

The design was synthesized for the Artix-7 XC7A100T (part: xc7a100t-3csg324):

### • Resource Utilization:

- LUTs: ~120 (32-bit configuration), primarily for byte reversal and mode selection logic.
- FFs: ~90, for data, valid, and control registers.
- No DSPs or BRAMs used.

## Timing:

- Critical Path: Byte reversal logic (combinatorial path through LUTs).
- Slack: Positive at 100 MHz (10 ns period), with a maximum frequency of ~220 MHz.

• **Tool**: Vivado 2023.2 (inferred from the interface).

## **Assumptions**

- TSTRB is treated as equivalent to TKEEP, as is common in AXI-Stream implementations.
- The AXI-Lite interface is simplified to direct register inputs for simulation purposes.
- Input data is assumed to be aligned to TDATA WIDTH.

## **Optimizations**

- **Single-Cycle Processing**: Minimizes latency by performing operations combinatorially within one clock cycle.
- Resource Efficiency: Byte reversal uses a function to avoid excessive LUT usage.
- **Scalability**: The parameterized TDATA\_WIDTH allows easy adaptation to 64-bit systems (increasing LUT/FF usage proportionally).

#### Verification

- **Testbench**: Tests all modes, backpressure scenarios, and TLAST/TKEEP propagation.
- Edge Cases:
  - o Reset behavior: All outputs are cleared.
  - o Invalid mode: Defaults to pass-through (Mode 0).
  - Overflow in Mode 2: Addition wraps around (e.g., FFFFFFF + 1 = 00000000).
- Coverage: Achieves functional coverage for mode transitions, backpressure, and signal propagation.

### **Potential Improvements**

- Pipelining: Add a pipeline stage to improve timing for higher clock frequencies.
- Full AXI-Lite Slave: Implement a complete AXI-Lite interface for real-world integration.
- Error Reporting: Add status registers to report overflow or invalid mode selections.



